Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

VT82C596 Datasheet(PDF) 38 Page - List of Unclassifed Manufacturers

Part # VT82C596
Description  PCI INTEGRATED PERIPHERAL CONTROLLER
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

VT82C596 Datasheet(HTML) 38 Page - List of Unclassifed Manufacturers

Back Button VT82C596 Datasheet HTML 34Page - List of Unclassifed Manufacturers VT82C596 Datasheet HTML 35Page - List of Unclassifed Manufacturers VT82C596 Datasheet HTML 36Page - List of Unclassifed Manufacturers VT82C596 Datasheet HTML 37Page - List of Unclassifed Manufacturers VT82C596 Datasheet HTML 38Page - List of Unclassifed Manufacturers VT82C596 Datasheet HTML 39Page - List of Unclassifed Manufacturers VT82C596 Datasheet HTML 40Page - List of Unclassifed Manufacturers VT82C596 Datasheet HTML 41Page - List of Unclassifed Manufacturers VT82C596 Datasheet HTML 42Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 96 page
background image
VT82C596B
Revision 0.3 June 17, 1999
-32-
Register Descriptions - Legacy I/O Ports
7HFKQRORJLHV ,QF
:H &RQQHFW
:H &RQQHFW
DMA Controller I/O Registers
Ports 00-0F - Master DMA Controller
Channels 0-3 of the Master DMA Controller control System
DMA Channels 0-3. There are 16 Master DMA Controller
registers:
I/O Address Bits 15-0
Register Name
0000 0000 000x 0000
Ch 0 Base / Current Address
RW
0000 0000 000x 0001
Ch 0 Base / Current Count
RW
0000 0000 000x 0010
Ch 1 Base / Current Address
RW
0000 0000 000x 0011
Ch 1 Base / Current Count
RW
0000 0000 000x 0100
Ch 2 Base / Current Address
RW
0000 0000 000x 0101
Ch 2 Base / Current Count
RW
0000 0000 000x 0110
Ch 3 Base / Current Address
RW
0000 0000 000x 0111
Ch 3 Base / Current Count
RW
0000 0000 000x 1000
Status / Command
RW
0000 0000 000x 1001
Write Request
WO
0000 0000 000x 1010
Write Single Mask
WO
0000 0000 000x 1011
Write Mode
WO
0000 0000 000x 1100
Clear Byte Pointer F/F
WO
0000 0000 000x 1101
Master Clear
WO
0000 0000 000x 1110
Clear Mask
WO
0000 0000 000x 1111
R/W All Mask Bits
RW
Note that not all bits of the address are decoded.
The Master DMA Controller is compatible with the Intel 8237
DMA Controller chip. Detailed descriptions of 8237 DMA
Controller operation can be obtained from the Intel Peripheral
Components
Data
Book
and
numerous
other
industry
publications.
Ports C0-DF - Slave DMA Controller
Channels 0-3 of the Slave DMA Controller control System
DMA Channels 4-7.
There are 16 Slave DMA Controller
registers:
I/O Address Bits 15-0
Register Name
0000 0000 1100 000x
Ch 0 Base / Current Address
RW
0000 0000 1100 001x
Ch 0 Base / Current Count
RW
0000 0000 1100 010x
Ch 1 Base / Current Address
RW
0000 0000 1100 011x
Ch 1 Base / Current Count
RW
0000 0000 1100 100x
Ch 2 Base / Current Address
RW
0000 0000 1100 101x
Ch 2 Base / Current Count
RW
0000 0000 1100 110x
Ch 3 Base / Current Address
RW
0000 0000 1100 111x
Ch 3 Base / Current Count
RW
0000 0000 1101 000x
Status / Command
RW
0000 0000 1101 001x
Write Request
WO
0000 0000 1101 010x
Write Single Mask
WO
0000 0000 1101 011x
Write Mode
WO
0000 0000 1101 100x
Clear Byte Pointer F/F
WO
0000 0000 1101 101x
Master Clear
WO
0000 0000 1101 110x
Clear Mask
WO
0000 0000 1101 111x
Read/Write All Mask Bits
WO
Note that not all bits of the address are decoded.
The Slave DMA Controller is compatible with the Intel 8237
DMA Controller chip.
Detailed description of 8237 DMA
controller operation can be obtained from the Intel Peripheral
Components
Data
Book
and
numerous
other
industry
publications.
Ports 80-8F - DMA Page Registers
There are eight DMA Page Registers, one for each DMA
channel.
These registers provide bits 16-23 of the 24-bit
address for each DMA channel (bits 0-15 are stored in
registers in the Master and Slave DMA Controllers). They are
located at the following I/O Port addresses:
I/O Address Bits 15-0
Register Name
0000 0000 1000 0111
Channel 0 DMA Page (M-0).........RW
0000 0000 1000 0011
Channel 1 DMA Page (M-1).........RW
0000 0000 1000 0001
Channel 2 DMA Page (M-2).........RW
0000 0000 1000 0010
Channel 3 DMA Page (M-3).........RW
0000 0000 1000 1111
Channel 4 DMA Page (S-0) ..........RW
0000 0000 1000 1011
Channel 5 DMA Page (S-1) ..........RW
0000 0000 1000 1001
Channel 6 DMA Page (S-2) ..........RW
0000 0000 1000 1010
Channel 7 DMA Page (S-3) .........RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com