LAN9211 datasheet(122/147 Pages) SMSC

122 / 147 page

High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support

Datasheet

Revision 2.9 (03-01-12)

122

SMSC LAN9211

DATASHEET

5.5.9

Special Modes

Note 5.4

When MODE=111, the register 0 bits 13 and 8 are variable dependant on the auto-

negotiated speed and duplex.

Index (In Decimal):

Size:

16-bits

ADDRESS

DESCRIPTION

TYPE

DEFAULT

15-8

Reserved

RW,

NASR

7:5

MODE: PHY Mode of operation. Refer to Table 5.9 for more details.

RW,

NASR

111

4:0

PHYAD: PHY Address:

The PHY Address is used for the SMI address.

RW,

NASR

00001b

Table 5.9 MODE Control

MODE

MODE DEFINITIONS

DEFAULT REGISTER BIT VALUES

[13,12,10,8]

[8,7,6,5]

000

10Base-T Half Duplex. Auto-negotiation disabled.

0000

N/A

001

10Base-T Full Duplex. Auto-negotiation disabled.

0001

N/A

010

100Base-TX Half Duplex. Auto-negotiation disabled.

CRS is active during Transmit & Receive.

1000

N/A

011

100Base-TX Full Duplex. Auto-negotiation disabled.

CRS is active during Receive.

1001

N/A

100

100ase-TX Half Duplex is advertised. Auto-

negotiation enabled.

CRS is active during Transmit & Receive.

1100

0100

101

Repeater mode. Auto-negotiation enabled.

100Base-TX Half Duplex is advertised.

CRS is active during Receive.

1100

0100

110

Reserved - Do not set the LAN9211 in this mode.

N/A

111

All capable. Auto-negotiation enabled.

X10X

Note 5.4

1111

LAN9211 Datasheet(PDF) 122 Page - SMSC Corporation

LAN9211 Datasheet(HTML) 122 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL