Electronic Components Datasheet Search
  English  ▼

X  

LAN9211 Datasheet(PDF) 123 Page - SMSC Corporation

Part # LAN9211
Description  High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9211 Datasheet(HTML) 123 Page - SMSC Corporation

Back Button LAN9211 Datasheet HTML 119Page - SMSC Corporation LAN9211 Datasheet HTML 120Page - SMSC Corporation LAN9211 Datasheet HTML 121Page - SMSC Corporation LAN9211 Datasheet HTML 122Page - SMSC Corporation LAN9211 Datasheet HTML 123Page - SMSC Corporation LAN9211 Datasheet HTML 124Page - SMSC Corporation LAN9211 Datasheet HTML 125Page - SMSC Corporation LAN9211 Datasheet HTML 126Page - SMSC Corporation LAN9211 Datasheet HTML 127Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 147 page
background image
High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support
Datasheet
SMSC LAN9211
123
Revision 2.9 (03-01-12)
DATASHEET
5.5.10
Special Control/Status Indications
Index (In Decimal):
27
Size:
16-bits
ADDRESS
DESCRIPTION
MODE
DEFAULT
15
Override AMDIX Strap
0 - AMDIX_EN (pin 52) enables or disables HP Auto MDIX
1 - Override pin 52. PHY Register 27.14 and 27.13 determine MDIX
function
RW
0
14
Auto-MDIX Enable: Only effective when 27.15=1, otherwise ignored.
0 = Disable Auto-MDIX. 27.13 determines normal or reversed connection.
1 = Enable Auto-MDIX. 27.13 must be set to 0.
RW
0
13
Auto-MDIX State. Only effective when 27.15=1, otherwise ignored.
When 27.14 = 0 (manually set MDIX state):
0 = no crossover (TPO = output, TPI = input)
1 = crossover (TPO = input, TPI = output)
When 27.14 = 1 (automatic MDIX) this bit must be set to 0.
Do not use the combination 27.15=1, 27.14=1, 27.13=1.
RW
0
12:11
Reserved: Write as 0. Ignore on read.
RW
0
10
VCOOFF_LP: Forces the Receive PLL 10M to lock on the reference clock
at all times:
0 - Receive PLL 10M can lock on reference or line as needed (normal
operation)
1 - Receive PLL 10M is locked on the reference clock.
In this mode 10M data packets cannot be received.
RW,
NASR
0
9-5
Reserved: Write as 0. Ignore on read.
RW
0
4
XPOL: Polarity state of the 10Base-T:
0 - Normal polarity
1 - Reversed polarity
RO
0
3:0
Reserved: Read only - Writing to these bits have no effect.
RO
XXXXb



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com