DSP56156ROM datasheet(37/76 Pages) MOTOROLA

37 / 76 page

AC Electrical Characteristics and Timing

MOTOROLA

DSP56156 Data Sheet

Bus Arbitration Timing — Master Mode

(VCC = 5.0 V dc ± 10%, TJ = -40° to +125°C, CL = 50 pF + 1 TTL Load)

Figure 22 Bus Arbitration Timing — Master Mode — Bus Acquisition

Table 18 Master Mode

Num

Characteristic

40 MHz

50 MHz

60 MHz

Unit

Min

Max

Min

Max

Min

Max

CLKO High to BR Output Assertion

CLKO High to BR Output Deassertion

4.7

BG Input Asserted/ Deasserted to CLKO

Low (Setup)

9.2

—6.5

—4.5

—

CLKO Low to BG Input Invalid (Hold)

0—0—

0—

BB Input Deasserted to CLKO Low (Setup)

9.2

—

6.5

—

4.5

—

CLKO Low to BB Input Deasserted (Hold)

—

CLKO High to BB Output Asserted

4.7

Three-state

CLKO

(Output)

(Input)

(I/O)

A0-A15

PS/DS

R/W

Bus Arbitration Timing — Master Mode

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

DSP56156ROM Datasheet(PDF) 37 Page - Motorola, Inc

DSP56156ROM Datasheet(HTML) 37 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

Datasheet Download

Link URL