Electronic Components Datasheet Search
  English  ▼

X  

DSP56156ROM Datasheet(PDF) 44 Page - Motorola, Inc

Part # DSP56156ROM
Description  16-bit Digital Signal Processor
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56156ROM Datasheet(HTML) 44 Page - Motorola, Inc

Back Button DSP56156ROM Datasheet HTML 40Page - Motorola, Inc DSP56156ROM Datasheet HTML 41Page - Motorola, Inc DSP56156ROM Datasheet HTML 42Page - Motorola, Inc DSP56156ROM Datasheet HTML 43Page - Motorola, Inc DSP56156ROM Datasheet HTML 44Page - Motorola, Inc DSP56156ROM Datasheet HTML 45Page - Motorola, Inc DSP56156ROM Datasheet HTML 46Page - Motorola, Inc DSP56156ROM Datasheet HTML 47Page - Motorola, Inc DSP56156ROM Datasheet HTML 48Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 76 page
background image
AC Electrical Characteristics and Timing
44
DSP56156 Data Sheet
MOTOROLA
Synchronous Serial Interfaces (SSI) Timing
(VCC = 5.0 V dc ± 10%, TJ = -40° to + 125°C, CL = 50 pF + 1 TTL Load)
T= ICYC / 4
SCK = Serial Clock Pin
FST (Transmit Frame Sync)
= SCx0 Pin
FSR (Receive Frame Sync)
= SCx1 Pin
i ck = Internal Clock
x ck = External Clock
i ck a = Internal Clock, Asynchronous Mode (Asynchronous
implies that FSR and FST are two different frame syncs)
i ck s = Internal Clock, Synchronous Mode (Synchronous implies
that only one frame sync FS is used)
bl = bit length
wl = word length
NOTE: All the timings for the SSI are given for a non-inverted serial clock polarity (SCKP=0 in CRB) and a non-
inverted frame sync (FSI=0 in CRB). If the polarity of the clock and/or the frame sync have been inverted,
all the timings remain valid by inverting the clock signal SCK and/or the frame sync FSR/FST in the tables
and in the figures.
Table 20 Synchronous Serial Interfaces Timing
Num
Characteristic
40/50/60 MHz
Case
Unit
Min
Max
130
Clock Cycle (See Note)
100
——
ns
131
Clock High Period
45
—
—
ns
132
Clock Low Period
45
—
—
ns
133
Output Clock Rise/Fall Time
—
7
—
ns
134
SCK Rising Edge to FSR Out
(bl) High
—
—
32
18
x ck
i ck a
ns
135
SCK Rising Edge to FSR Out
(bl) Low
—
—
32
15
x ck
i ck a
ns
136
SCK Rising Edge to FSR Out
(wl) High
—
—
32
15
x ck
i ck a
ns
137
SCK Rising Edge to FSR Out
(wl) Low
—
—
32
15
x ck
i ck a
ns
138
Data In Setup Time before SCK
Falling Edge
30
40
—
—
x ck
i ck
ns
139
Data In Hold Time after SCK
Falling Edge
25
12
—
—
x ck
i ck
ns
SSI Timing
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com