| Electronic Components Datasheet Search |
|
DSP56156ROM Datasheet(PDF) 17 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56156ROM Datasheet(HTML) 17 Page - Motorola, Inc |
|
17 / 76 page ![]() Electrical Characteristics and Timing MOTOROLA DSP56156 Data Sheet 17 A/D and D/A Performance (VCCA = 5.0 V dc ± 10%, TJ = -40° to +125°C) The A/D and D/A performance of the codec section are given in Table 8 with an example presented in Figure 4. NOTES: 1. 0 dB gain on the A/D and D/A; Codec clock at 1.538 MHz with 128 decimation/interpolation ratio and tested at 1502 Hz 2. 0 dBm0 corresponds to -3.14 dB below the input saturation level Figure 4 Example: S/N and S/N+T Performance for the A/D Section Table 8 A/D and D/A Performance of Codec Characteristic Level Min Typ (See Note 1) Max Unit Analog to Digital Section Signal to Noise plus Distortion Ratio (S/N+T) 0 dBm0 (See Note 2) 55 65 —dB -50 dBm0 15 20 — dB Digital to Analog Section Signal to Noise plus Distortion Ratio (S/N+T) 0 dB 55 65 — dB -50 dB 15 20 — dB S in dB 0 10 20 30 40 50 60 70 80 S/N S/N+T Signal in dB ÷13 CODEC ÷(12+1)*4 2 MHz 1 MHz PLL 52 MHz COCR=$E400 PLL Codec ÷(12+1)x4 ÷ 13 ÷ 6.5 13 MHz A/D and D/A Performance Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |