Electronic Components Datasheet Search
  English  ▼

X  

AT43USB370 Datasheet(PDF) 35 Page - ATMEL Corporation

Part # AT43USB370
Description  USB 2.0 Full-Speed Host/Function Processor
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT43USB370 Datasheet(HTML) 35 Page - ATMEL Corporation

Back Button AT43USB370 Datasheet HTML 31Page - ATMEL Corporation AT43USB370 Datasheet HTML 32Page - ATMEL Corporation AT43USB370 Datasheet HTML 33Page - ATMEL Corporation AT43USB370 Datasheet HTML 34Page - ATMEL Corporation AT43USB370 Datasheet HTML 35Page - ATMEL Corporation AT43USB370 Datasheet HTML 36Page - ATMEL Corporation AT43USB370 Datasheet HTML 37Page - ATMEL Corporation AT43USB370 Datasheet HTML 38Page - ATMEL Corporation AT43USB370 Datasheet HTML 39Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 50 page
background image
35
AT43USB370
3340B–USB–12/03
Direct FIFO
Interface
The system processor can directly read from or write to the AT43USB370's on-chip FIFO
through the Direct FIFO interface. The Direct FIFO interface for the AT43USB370 can be con-
figured by the system processor by writing 0xFF on the address bus. The data can be pushed
into the FIFO or read from it by the system processor using any normal memory read/write
operations.
Direct FIFO Read
Figure 10 shows the timing of a FIFO read operation performed by the system processor using
the Direct FIFO Interface.
1.
The system processor starts the Direct FIFO Read operation by placing the 0xFF
address on the address bus.
2.
The system processor asserts the CS_N signal.
3.
The AT43USB370 asserts the WAIT_N signal.
4.
The system processor asserts the OE_N signal.
5.
The AT43USB370 reads the Direct FIFO address (0xFF) from the address bus and
puts a word (32 bytes) from the FIFO on the data bus.
6.
The AT43USB370 de-asserts the WAIT_N signal.
7.
The system processor reads the data present on the data bus.
8.
The system processor de-asserts the OE_N signal.
9.
The system processor de-asserts the CS_N signal. This completes a single Direct
FIFO Read operation.
Note:
The following sequences may be used interchangeably depending of the system processor
used:
- Sequence 3 and 4
The system processor can perform further Direct FIFO Read operations by repeating
sequences 1-9. Each Direct FIFO Read operation will fetch a single word from the
AT43USB370's FIFO and place it on the data bus. This applies to a 32-bit data bus.
Figure 10. Direct FIFO Read Operation
CS_N
WAIT_N
ADDR
OE_N
DATA
tCSN
DATA
ADDR 0xFF
ADDR 0xFF
DATA
tCSS
tWCA
tDFWR
tDHR
tDFOD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com