Electronic Components Datasheet Search
  English  ▼

X  

SC2200 Datasheet(PDF) 208 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # SC2200
Description  Thin Client On a Chip
PDF  433 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

SC2200 Datasheet(HTML) 208 Page - National Semiconductor (TI)

Back Button SC2200 Datasheet HTML 204Page - National Semiconductor (TI) SC2200 Datasheet HTML 205Page - National Semiconductor (TI) SC2200 Datasheet HTML 206Page - National Semiconductor (TI) SC2200 Datasheet HTML 207Page - National Semiconductor (TI) SC2200 Datasheet HTML 208Page - National Semiconductor (TI) SC2200 Datasheet HTML 209Page - National Semiconductor (TI) SC2200 Datasheet HTML 210Page - National Semiconductor (TI) SC2200 Datasheet HTML 211Page - National Semiconductor (TI) SC2200 Datasheet HTML 212Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 208 / 433 page
background image
www.national.com
208
Revision 3.0
Core Logic Module (Continued)
Index 5Ch
PCI Interrupt Steering Register 1 (R/W)
Reset Value: 00h
Indicates target interrupts for signals INTB# and INTA#.
Note:
The target interrupt must first be configured as level sensitive via I/O Ports 4D0h and 4D1h in order to maintain PCI interrupt
compatibility.
7:4
INTB# (EBGA Ball AF1 / TEPBGA Ball C26) Target Interrupt.
0000: Disable
0100: IRQ4
1000: Reserved
1100: IRQ12
0001: IRQ1
0101: IRQ5
1001: IRQ9
1101: Reserved
0010: Reserved
0110: IRQ6
1010: IRQ10
1110: IRQ14
0011: IRQ3
0111: IRQ7
1011: IRQ11
1111: IRQ15
3:0
INTA# (EBGA Ball AE3 / TEPBGA Ball D26) Target Interrupt.
0000: Disable
0100: IRQ4
1000: Reserved
1100: IRQ12
0001: IRQ1
0101: IRQ5
1001: IRQ9
1101: Reserved
0010: Reserved
0110: IRQ6
1010: IRQ10
1110: IRQ14
0011: IRQ3
0111: IRQ7
1011: IRQ11
1111: IRQ15
Index 5Dh
PCI Interrupt Steering Register 2 (R/W)
Reset Value: 00h
Indicates target interrupts for signals INTD# and INTC#. Note that INTD# is muxed with IDE_DATA7 (selection made via PMR[24]) and
INTC# is muxed with GPIO19+IOCHRDY (selection made via PMR[9,4]). See Table 3-2 on page 81 for PMR bit descriptions.
Note:
The target interrupt must first be configured as level sensitive via I/O Ports 4D0h and 4D1h in order to maintain PCI interrupt
compatibility.
7:4
INTD# (EBGA Ball B22 / TEPBGA Ball AA2) Target Interrupt.
0000: Disable
0100: IRQ4
1000: Reserved
1100: IRQ12
0001: IRQ1
0101: IRQ5
1001: IRQ9
1101: Reserved
0010: Reserved
0110: IRQ6
1010: IRQ10
1110: IRQ14
0011: IRQ3
0111: IRQ7
1011: IRQ11
1111: IRQ15
3:0
INTC# (EBGA Ball H4 / TEPBGA Ball C9) Target Interrupt.
0000: Disable
0100: IRQ4
1000: Reserved
1100: IRQ12
0001: IRQ1
0101: IRQ5
1001: IRQ9
1101: Reserved
0010: Reserved
0110: IRQ6
1010: IRQ10
1110: IRQ14
0011: IRQ3
0111: IRQ7
1011: IRQ11
1111: IRQ15
Index 5Eh-5Fh
Reserved
Reset Value: 00h
Index 60h-63h
ACPI Control Register (R/W)
Reset Value: 00000000h
31:8
Reserved. Must be set to 0.
7
SUSP_3V Shut Down PLL5. Allow internal SUSP_3V to shut down PLL5.
0: Clock generator is stopped when internal SUSP_3V is active.
1:
Clock generator continues working when internal SUSP_3V is active.
6
SUSP_3V Shut Down PLL4. Allow internal SUSP_3V to shut down PLL4
0: Clock generator is stopped when internal SUSP_3V is active.
1:
Clock generator continues working when internal SUSP_3V is active.
5
SUSP_3V Shut Down PLL3. Allow internal SUSP_3V to shut down PLL3.
0: Clock generator is stopped when internal SUSP_3V is active.
1:
Clock generator continues working when internal SUSP_3V is active..
4
SUSP_3V Shut Down PLL2. Allow internal SUSP_3V to shut down PLL2.
0: Clock generator is stopped when internal SUSP_3V is active.
1:
Clock generator continues working when internal SUSP_3V is active.
3
SUSP_3V Shut Down PLL6. Allow internal SUSP_3V to shut down PLL6.
0: Clock generator is stopped when internal SUSP_3V is active.
1:
Clock generator continues working when internal SUSP_3V is active.
2
ACPI C3 SUSP_3V Enable. Allow internal SUSP_3V to be active during C3 state.
0: Disable.
1: Enable.
Table 5-29. F0: PCI Header and Bridge Configuration Registers for GPIO and LPC Support (Continued)
Bit
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com