SC2200 datasheet(240/433 Pages) NSC

240 / 433 page

www.national.com

240

Revision 3.0

Core Logic Module (Continued)

Offset 14h-17h

LAD_D0 — LPC Address Decode 0 Register (R/W)

Reset Value: 00080020h

31:23

Reserved.

22:19

LPC Game Port 1 Address Select. Selects I/O Port:

0000: 200h

0100: 204h

1000: 208h

1100: 20Ch

0001: 201h

0101: 205h

1001: 209h

1101: 20Dh

0010: 202h

0110: 206h

1010: 20Ah

1110: 20Eh

0011: 203h

0111: 207h

1011: 20Bh

1111: 20Fh

Selected address range is enabled via F0BAR1+I/O Offset 10h[8].

18:15

LPC Game Port 0 Address Select. Selects I/O Port:

0000: 200h

0100: 204h

1000: 208h

1100: 20Ch

0001: 201h

0101: 205h

1001: 209h

1101: 20Dh

0010: 202h

0110: 206h

1010: 20Ah

1110: 20Eh

0011: 203h

0111: 207h

1011: 20Bh

1111: 20Fh

Selected address range is enabled via F0BAR1+I/O Offset 10h[7].

LPC Floppy Disk Controller Address Select. Selects I/O Port:

0: 3F0h-3F7h.

1: 370h-377h.

Selected address range is enabled via F0BAR1+I/O Offset 10h[6].

13:12

LPC Microsoft Sound System (MSS) Address Select. Selects I/O Port:

00: 530h-537h

10: E80h-E87h

01: 604h-60Bh

11: F40h-F47h

Selected address range is enabled via F0BAR1+I/O Offset 10h[5].

11:10

LPC MIDI Address Select. Selects I/O Port:

00: 300h-301h

10: 320h-321h

01: 310h-311h

11: 330h-331h

Selected address range is enabled via F0BAR1+I/O Offset 10h[4].

9:8

LPC Audio Address Select. Selects I/O Port:

00: 220h-233h

10: 260h-273h

01: 240h-253h

11: 280h-293h

Selected address range is enabled via F0BAR1+I/O Offset 10h[3].

7:5

LPC Serial Port 1 Address Select. Selects I/O Port:

000: 3F8h-3FFh

010: 220h-227h

100: 238h-23Fh

110: 338h-33Fh

001: 2F8h-2FFh

011: 228h-22Fh

101: 2E8h-2EFh

111: 3E8h-3EFh

Selected address range is enabled via F0BAR1+I/O Offset 10h[2].

4:2

LPC Serial Port 0 Address Select. Selects I/O Port:

000: 3F8h-3FFh

010: 220h-227h

100: 238h-23Fh

110: 338h-33Fh

001: 2F8h-2FFh

011: 228h-22Fh

101: 2E8h-2EFh

111: 3E8h-3EFh

Selected address range is enabled via F0BAR1+I/O Offset 10h[1].

1:0

LPC Parallel Port Address Select. Selects I/O Port:

00: 378h-37Fh (+778h-77Fh for ECP)

01: 278h-27Fh (+678h-67Fh for ECP) (Note)

10: 3BCh-3BFh (+7BCh-7BFh for ECP)

11: Reserved

Selected address range is enabled via F0BAR1+I/O Offset 10h[0].

Note:

279h is read only, writes are forwarded to ISA for PnP.

Offset 18h-1Bh

LAD_D1 — LPC Address Decode 1 Register (R/W)

Reset Value: 00000000h

31:16

Reserved. Must be set to 0.

15:9

Wide Generic Base Address Select. Defines a 512 byte space. Can be mapped anywhere in the 64 KB I/O space. AC97

and other configuration registers are expected to be mapped to this range. It is wide enough to allow many unforeseen

devices to be supported. Enabled at F0BAR1+I/O Offset 10h[9].

Note:

The selected range must not overlap any address range that is positively decoded by F0BAR1+I/O Offset 10h bits

[17], [14:10], and [8:0].

8:0

Reserved. Must be set to 0.

Table 5-31. F0BAR1+I/O Offset: LPC Interface Configuration Registers (Continued)

Bit

Description

SC2200 Datasheet(PDF) 240 Page - National Semiconductor (TI)

SC2200 Datasheet(HTML) 240 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL