PC87570 datasheet(43/168 Pages) NSC

43 / 168 page

Bus Interface Unit (BIU)

www.national.com

3.3.7

I/O Expansion Bus Cycles

The I/O expansion bus cycles enables you to implement the

functionality of on-chip I/O ports (when the pins of the on-

chip I/O ports are used to support IRD or Dev environment)

and/or additional ports, using off-chip external logic.

I/O expansion bus cycles access the off-chip I/O device us-

ing the following signals:

SELIO

Address lines A0-7

The RD and WR0-1 signals may be used.

The design minimizes the off-chip logic required to imple-

ment the I/O ports. It is costly to implement a port with pins

individually configured for input or output. Implementing

ports which are input only or output only, reduces expenses.

I/O expansion bus cycle is not generated during an access

to a port register when:

Any port pin is available on-chip

All port pins are inputs, and the port is being written.

I/O Expansion Read/Write Bus Cycle

These cycles are always preceded by a Tidle clock cycle.

See Figure 3-13. The I/O zone is not burstable.

CLK

A0-18

SELx

SELy

WR0-1

D0-15

Fast

Late Write

Fast

TIdle

T1-2

Read

TIdle

Out

BST0-2

≠ y)

≠ x)

Idle

Cycle

Figure 3-12. Fast Read Bus Cycle

CLK

A0-18

SELIO

WR0-1

D0-15

Read

Write

TIdle

Out

BST0-2

Figure 3-13. I/O Expansion Bus Cycles (BCFG.EWR = 1)

PC87570 Datasheet(PDF) 43 Page - National Semiconductor (TI)

PC87570 Datasheet(HTML) 43 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL