Electronic Components Datasheet Search
  English  ▼

X  

ST7LITEUS5 Datasheet(PDF) 115 Page - STMicroelectronics

Part # ST7LITEUS5
Description  Interrupt management
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LITEUS5 Datasheet(HTML) 115 Page - STMicroelectronics

Back Button ST7LITEUS5 Datasheet HTML 111Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 112Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 113Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 114Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 115Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 116Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 117Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 118Page - STMicroelectronics ST7LITEUS5 Datasheet HTML 119Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 136 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
ST7LITEUS2, ST7LITEUS5
Electrical characteristics
115/136
Figure 62.
RESET pin protection when LVD is disabled
12.10
ADC characteristics
Subject to general operating condition for VDD, fOSC, and TA unless otherwise specified.
0.01
μF
EXTERNAL
RESET
CIRCUIT
USER
Required
ST7XXX
PULSE
GENERATOR
Filter
RON
VDD
INTERNAL
RESET
WATCHDOG
ILLEGAL OPCODE 5)
Table 66.
10-bit ADC characteristics
Symbol
Parameter
Conditions
Min
Typ(1)
1.
Unless otherwise specified, typical data are based on TA=25°C and VDD-VSS=5 V. They are given only as
design guidelines and are not tested.
Max
Unit
fADC
ADC clock frequency(2)
2.
The maximum ADC clock frequency allowed within VDD = 2.4 to 2.7 V operating range is 1 MHz.
4MHz
VAIN
Conversion voltage range(3)
3.
When VDDA and VSSA pins are not available on the pinout, the ADC refers to VDD and VSS.
VSSA
VDDA
V
RAIN
External input resistor
VDD = 5 V, fADC=4 MHz
8(4)
4.
Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than
10k
Ω). Data based on characterization results, not tested in production.
k
Ω
VDD = 3.3 V,
fADC=4 MHz
7(4)
2.7 V
≤ V
DD ≤5.5 V,
fADC=2 MHz
10(4)
2.4 V
≤ V
DD ≤2.7 V,
fADC=1 MHz
TBD(4)
CADC
Internal sample and hold
capacitor
3pF
tSTAB
Stabilization time after ADC
enable
fCPU=8 MHz,
fADC=4 MHz
0(5)
5.
The stabilization time of the A/D converter is masked by the first tLOAD. The first conversion after the
enable is then always valid.
μs
tADC
Conversion time
(Sample+Hold)
3.5
- Sample capacitor loading
time
- Hold conversion time
4
10
1/fADC
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com