TS8388BVFS datasheet(36/57 Pages) ATMEL

36 / 57 page

TS8388B

2144C–BDC–04/03

Figure 38. Differential Output: 50

Ω Terminated

Figure 39. Differential Output: Open Loaded

Out of Range Bit

An Out of Range (OR, ORB) bit is provided that goes to logical high state when the input

exceeds the positive full scale or falls below the negative full scale.

When the analog input exceeds the positive full scale, the digital output datas remain at high

logical state, with (OR, ORB) at logical one.

When the analog input falls below the negative full scale, the digital outputs remain at logical

low state, with (OR, ORB) at logical one again.

Gray or Binary

Output Data

Format Select

The TS8388B internal regeneration latches indecision (for inputs very close to latches thresh-

old) may produce errors in the logic encoding circuitry and leading to large amplitude output

errors.

This is due to the fact that the latches are regenerating the internal analog residues into logical

states with a finite voltage gain value (Av) within a given positive amount of time

∆(t):

Av = exp(

∆(t)/τ), with τ the positive feedback regeneration time constant.

The TS8388B has been designed for reducing the probability of occurrence of such errors to

approximately 10-13 (targeted for the TS8388B at 1 GSPS).

1.6V

Ω

11 mA

DVEE

Ω

impedance

Out

OutB

Ω

1.38V/1.05V

10 nF

Differential output:

+0.33V = 0.660V

1.05V/1.38V

Common mode level: -1.2V

(-1.2V below VPLUSD level)

VPLUSD = 2.4V

1.6V

Ω

11 mA

DVEE

Ω

impedance

Out

OutB

1.6V/0.8V

Differential output:

+0.8V = 1.6V

0.8V/1.6V

Common mode level: -1.2V

(-1.2V below VPLUSD level)

VPLUSD = 2.4V

TS8388BVFS Datasheet(PDF) 36 Page - ATMEL Corporation

TS8388BVFS Datasheet(HTML) 36 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Datasheet Download

Link URL