Electronic Components Datasheet Search
  English  ▼

X  

BT856 Datasheet(PDF) 46 Page - List of Unclassifed Manufacturers

Part # BT856
Description  YCrCb or RGB to NTSC/PAL Digital Video Encoder
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

BT856 Datasheet(HTML) 46 Page - List of Unclassifed Manufacturers

Back Button BT856 Datasheet HTML 42Page - List of Unclassifed Manufacturers BT856 Datasheet HTML 43Page - List of Unclassifed Manufacturers BT856 Datasheet HTML 44Page - List of Unclassifed Manufacturers BT856 Datasheet HTML 45Page - List of Unclassifed Manufacturers BT856 Datasheet HTML 46Page - List of Unclassifed Manufacturers BT856 Datasheet HTML 47Page - List of Unclassifed Manufacturers BT856 Datasheet HTML 48Page - List of Unclassifed Manufacturers BT856 Datasheet HTML 49Page - List of Unclassifed Manufacturers BT856 Datasheet HTML 50Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 54 page
background image
Brooktree®
41
PC BOARD CONSIDERATIONS
I2C Programming
Bt856/7
I2C Programming
Data Transfer on
the I2C Bus
Figure 17 shows the relationship between IIC DATA and IIC CLOCK to be used
when programming the I2C bus. If the bus is not being used, both IIC DATA and
IIC CLOCK lines must be left high.
Every byte put onto the IIC DATA line should be 8 bits long (MSB first), fol-
lowed by an acknowledge bit, which is generated by the receiving device.
Each data transfer is initiated with a start condition and ended with a stop con-
dition. The first byte after a start condition is always the address byte. If this is the
device’s own address, the device will generate an acknowledge by pulling the IIC
DATA line low during the ninth clock pulse, then accept the data in subsequent
bytes (autoincrementing the subaddress) until another stop condition is detected.
The eighth bit of the address byte is the read/write bit (high = read from ad-
dressed device, low = write to the addressed device) so, for the Bt856/7, the ad-
dress is only considered valid if the R/W bit is low.
Data bytes are always acknowledged during the ninth clock pulse by the ad-
dressed device. Note that during the acknowledge period the transmitting device
must leave the IIC DATA line high.
Premature termination of the data transfer is allowed by generating a stop con-
dition at any time. When this happens, the Bt856/7 will remain in the state defined
by the last complete data byte transmitted. Any master acknowledge subsequent to
reading the chip ID (subaddress 0x89) is ignored.
Figure 17. IIC Diagram
Note 1:
Acknowledge generated by Bt856/7.
1
IIC CLOCK
23
456
78
9
1
2
3
456
7
8
9
1
234
5
6
7
8
9
Subsequent Bytes and Acknowledge
Interpreted as Data Values for
Autoincremented Subaddress Locations
IIC DATA
(Note 1)
SUBADDRESS
(XX)
DATA
(XX)
MAIN ADDRESS
(XX)
(Note 1)
(Note 1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com