Electronic Components Datasheet Search
  English  ▼

X  

AD9208 Datasheet(PDF) 10 Page - Analog Devices

Part # AD9208
Description  14-Bit, 3 GSPS, JESD204B, Dual Analog-to-Digital Converter
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9208 Datasheet(HTML) 10 Page - Analog Devices

Back Button AD9208 Datasheet HTML 6Page - Analog Devices AD9208 Datasheet HTML 7Page - Analog Devices AD9208 Datasheet HTML 8Page - Analog Devices AD9208 Datasheet HTML 9Page - Analog Devices AD9208 Datasheet HTML 10Page - Analog Devices AD9208 Datasheet HTML 11Page - Analog Devices AD9208 Datasheet HTML 12Page - Analog Devices AD9208 Datasheet HTML 13Page - Analog Devices AD9208 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 137 page
background image
Data Sheet
AD9208
Rev. 0 | Page 9 of 136
SWITCHING SPECIFICATIONS
AVDD1 = 0.975 V, AVDD1_SR = 0.975 V, AVDD2 = 1.9 V, AVDD3 = 2.5 V, DVDD = 0.975 V, DRVDD1 = 0.975 V, DRVDD2 = 1.9 V,
SPIVDD = 1.9 V, specified maximum sampling rate, 1.7 V p-p full-scale differential input, AIN = −2.0 dBFS, default SPI settings, −10°C ≤
TJ ≤ +120°C,1 unless otherwise noted. Typical specifications represent performance at TJ = 70°C (TA = 25°C).
Table 4.
Parameter
Min
Typ
Max
Unit
CLOCK
Clock Rate (at CLK+/CLK− Pins)
3
6
GHz
Sample Rate2
2500
3000
3100
MSPS
Clock Pulse Width High
161.29
166.67
192.31
ps
Clock Pulse Width Low
161.29
166.67
192.31
ps
OUTPUT PARAMETERS
Unit Interval (UI)3
62.5
66.67
592.6
ps
Rise Time (tR) (20% to 80% into 100 Ω Load)
26
ps
Fall Time (tF) (20% to 80% into 100 Ω Load)
26
ps
Phase-Locked Loop (PLL) Lock Time
5
ms
Data Rate per Channel (Nonreturn to Zero)4
1.6875
15
16
Gbps
LATENCY5
Pipeline Latency6
75
Clock cycles
Fast Detect Latency
26
Clock cycles
WAKE-UP TIME
Standby
400
μs
Power-Down
15
ms
NCO CHANNEL SELECTION TO OUTPUT
8
Clock cycles
APERTURE
Aperture Delay (tA)
250
ps
Aperture Uncertainty (Jitter, tJ)
55
fs rms
Out of Range Recovery Time
1
Clock cycles
1 The junction temperature (TJ) range of −10°C to +120°C translates to an ambient temperature (TA) range of −40°C to +85°C.
2 The maximum sample rate is the clock rate after the divider.
3 Baud rate = 1/UI. A subset of this range can be supported.
4 Default L = 8. This number can be changed based on the sample rate and decimation ratio.
5 No DDCs used. L = 8, M = 2, and F = 1.
6 Refer to the Latency section for more details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com