AD9208 datasheet(11/137 Pages) AD

11 / 137 page

AD9208

Data Sheet

Rev. 0 | Page 10 of 136

TIMING SPECIFICATIONS

Table 5.

Parameter

Description

Min

Typ

Max

Unit

CLK+ to SYSREF+ TIMING REQUIREMENTS

tSU_SR

Device clock to SYSREF+ setup time

−65

tH_SR

Device clock to SYSREF+ hold time

SPI TIMING REQUIREMENTS

tDS

Setup time between the data and the rising edge of SCLK

tDH

Hold time between the data and the rising edge of SCLK

tCLK

Period of the SCLK

Setup time between CSB and SCLK

Hold time between CSB and SCLK

tHIGH

Minimum period that SCLK must be in a logic high state

tLOW

Minimum period that SCLK must be in a logic low state

tACCESS

Maximum time delay between the falling edge of SCLK and

output data valid for a read operation

tDIS_SDIO

Time required for the SDIO pin to switch from an output to an

input, relative to the SCLK rising edge (not shown in Figure 4)

Timing Diagrams

CONVERTER0

SAMPLE N – 75 MSB

SERDOUT0–

SERDOUT0+

CLK–

CLK+

CLK–

CLK+

CONVERTER0

SAMPLE N – 75 LSB

SERDOUT1–

SERDOUT1+

CONVERTER0

SAMPLE N – 74 MSB

SERDOUT2–

SERDOUT2+

CONVERTER0

SAMPLE N – 74 LSB

SERDOUT3–

SERDOUT3+

CONVERTER1

SAMPLE N – 75 MSB

SERDOUT4–

SERDOUT4+

CONVERTER1

SAMPLE N – 75 LSB

SERDOUT5–

SERDOUT5+

CONVERTER1

SAMPLE N – 74 MSB

SERDOUT6–

SERDOUT6+

CONVERTER1

SAMPLE N – 74 LSB

SERDOUT7–

SERDOUT7+

APERTURE DELAY

N – 74

N – 73

N – 72

N – 1

N + 1

SAMPLE N

N – 75

ANALOG

INPUT

SIGNAL

SAMPLE N – 75 AND N – 74

ENCODED INTO ONE

8-BIT/10-BIT SYMBOL

Figure 2. Data Output Timing Diagram

AD9208 Datasheet(PDF) 11 Page - Analog Devices

AD9208 Datasheet(HTML) 11 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL