AD9246 datasheet(10/45 Pages) AD

10 / 45 page

AD9246

Rev. A | Page 9 of 44

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

DRGND

DRVDD

D10

D11

RBIAS

CML

AVDD

AGND

VIN–

VIN+

AGND

REFT

REFB

VREF

SENSE

PDWN

AD9246

TOP VIEW

(Not to Scale)

PIN 1

INDICATOR

Figure 3. Pin Configuration

Table 7. Pin Function Description

Pin No.

Mnemonic

Description

0, 21, 23, 29, 32,

37, 41

AGND

Analog Ground. (Pin 0 is the exposed thermal pad on the bottom of the package.)

45, 46, 1 to 6,

9 to 14

D0 (LSB) to D13 (MSB)

Data Output Bits.

7, 16, 47

DRGND

Digital Output Ground.

8, 17, 48

DRVDD

Digital Output Driver Supply (1.8 V to 3.3 V).

Out-of-Range Indicator.

SDIO/DCS

Serial Port Interface (SPI)® Data Input/Output (Serial Port Mode); Duty Cycle Stabilizer Select

(External Pin Mode). See Table 10.

SCLK/DFS

Serial Port Interface Clock (Serial Port Mode); Data Format Select Pin (External Pin Mode).

CSB

Serial Port Interface Chip Select (Active Low). See Table 10.

22, 24, 33, 40, 42

AVDD

Analog Power Supply.

SENSE

Reference Mode Selection. See Table 9.

VREF

Voltage Reference Input/Output.

REFB

Differential Reference (−).

REFT

Differential Reference (+).

VIN+

Analog Input Pin (+).

VIN–

Analog Input Pin (−).

CML

Common-Mode Level Bias Output.

RBIAS

External Bias Resistor Connection. A 10 kΩ resistor must be connected between this pin and

analog ground (AGND).

PDWN

Power-Down Function Select.

CLK+

Clock Input (+).

CLK–

Clock Input (−).

OEB

Output Enable (Active Low).

DCO

Data Clock Output.

AD9246 Datasheet(PDF) 10 Page - Analog Devices

AD9246 Datasheet(HTML) 10 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL