| Electronic Components Datasheet Search |
|
AD6679 Datasheet(PDF) 74 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD6679 Datasheet(HTML) 74 Page - Analog Devices |
|
74 / 82 page ![]() Data Sheet AD6679 Rev. B | Page 73 of 81 Reg. Addr. (Hex) Register Name Bit 7 (MSB) Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (LSB) Default Notes 0x128 SYNC± Status 1 SYNC± hold status See Table 37 SYNC± setup status See Table 37 Read only 0x129 SYNC± and clock divider status 0 0 0 0 Clock divider phase when SYNC± is captured 0000 = in phase 0001 = SYNC ± is ½ cycle delayed from clock 0010 = SYNC ± is 1 cycle delayed from clock 0011 = 1½ input clock cycles delayed 0100 = 2 input clock cycles delayed 0101 = 2½ input clock cycles delayed … 1111 = 7½ input clock cycles delayed Read only 0x12A SYNC± counter SYNC± counter, Bits[7:0] increment when a SYNC± signal is captured Read only 0x200 Chip application mode 0 0 Chip Q ignore 0 = normal (I/Q) 1 = ignore (I only) 0 Chip operating mode 0001 = DDC 0 on 0010 = DDC 0 and DDC 1 on 0011 = DDC 0, DDC 1, DDC 2, and DDC 3 on 0111 = NSR enabled (default) 1000 = VDR enabled 0x07 0x201 Chip decimation ratio 0 0 0 0 0 Chip decimation ratio select 000 = decimate by 1 001 = decimate by 2 010 = decimate by 4 011 = decimate by 8 100 = decimate by 16 0x00 0x228 Customer offset Offset adjust in LSBs from +127 to −128 (twos complement format) 0x00 0x245 Fast detect (FD) control (local) 0 0 0 0 Force FD_A/ FD_B pins 0 = normal func- tion 1 = force to value Force value of FD_A/ FD_B pins; if force pins is true, this value is output on FD_x pins 0 Enable fast detect output 0x00 0x247 FD upper threshold LSB (local) Fast Detect Upper Threshold[7:0] 0x00 0x248 FD upper threshold MSB (local) 0 0 0 Fast Detect Upper Threshold[12:8] 0x00 0x249 FD lower threshold LSB (local) Fast Detect Lower Threshold[7:0] 0x00 0x24A FD lower threshold MSB (local) 0 0 0 Fast Detect Lower Threshold[12:8] 0x00 0x24B FD dwell time LSB (local) Fast Detect Dwell Time[7:0] 0x00 0x24C FD dwell time MSB (local) Fast Detect Dwell Time[15:8] 0x00 0x26F Signal monitor synchronization control 0 0 0 0 0 0 Synchronization mode 00 = disabled 01 = continuous 11 = one-shot 0x00 See the Signal Monitor section 0x270 Signal monitor control (local) 0 0 0 0 0 0 Peak detector 0 = disabled 1 = enabled 0 0x00 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |