Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9869BCPZ Datasheet(PDF) 8 Page - Analog Devices

Part # AD9869BCPZ
Description  Broadband Modem Mixed-Signal Front End
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9869BCPZ Datasheet(HTML) 8 Page - Analog Devices

Back Button AD9869BCPZ Datasheet HTML 4Page - Analog Devices AD9869BCPZ Datasheet HTML 5Page - Analog Devices AD9869BCPZ Datasheet HTML 6Page - Analog Devices AD9869BCPZ Datasheet HTML 7Page - Analog Devices AD9869BCPZ Datasheet HTML 8Page - Analog Devices AD9869BCPZ Datasheet HTML 9Page - Analog Devices AD9869BCPZ Datasheet HTML 10Page - Analog Devices AD9869BCPZ Datasheet HTML 11Page - Analog Devices AD9869BCPZ Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 37 page
background image
AD9869
Rev. A | Page 7 of 36
DIGITAL SPECIFICATIONS
AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, RSET = 2 kΩ, unless otherwise noted.
Table 4.
Parameter
Temp
Test Level1
Min
Typ
Max
Unit
CMOS LOGIC INPUTS
High Level Input Voltage
Full
VI
DRVDD − 0.7
V
Low Level Input Voltage
Full
VI
0.4
V
Input Leakage Current
12
μA
Input Capacitance
Full
VI
3
pF
CMOS LOGIC OUTPUTS (CLOAD = 5 pF)
High Level Output Voltage (IOH = 1 mA)
Full
VI
DRVDD − 0.7
V
Low Level Output Voltage (IOH = 1 mA)
Full
VI
0.4
V
Output Rise/Fall Time
High Strength Mode and CLOAD = 15 pF
Full
VI
1.5/2.3
ns
Low Strength Mode and CLOAD = 15 pF
Full
VI
1.9/2.7
ns
High Strength Mode and CLOAD = 5 pF
Full
VI
0.7/0.7
ns
Low Strength Mode and CLOAD = 5 pF
Full
VI
1.0/1.0
ns
RESET
Minimum Low Pulse Width (Relative to fADC)
1
Clock cycles
1 See the Explanation of Test Levels section.
SERIAL PORT TIMING SPECIFICATIONS
AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, unless otherwise noted.
Table 5.
Parameter
Temp
Test Level1
Min
Typ
Max
Unit
WRITE OPERATION (See Figure 5)
SCLK Clock Rate (fSCLK)
Full
IV
32
MHz
SCLK Clock High (tHI)
Full
IV
14
ns
SCLK Clock Low (tLOW)
Full
IV
14
ns
SDIO to SCLK Setup Time (tDS)
Full
IV
14
ns
SCLK to SDIO Hold Time (tDH)
Full
IV
0
ns
SEN to SCLK Setup Time (tS)
Full
IV
14
ns
SCLK to SEN Hold Time (tH)
Full
IV
0
ns
READ OPERATION (See Figure 6 and Figure 7)
SCLK Clock Rate (fSCLK)
Full
IV
32
MHz
SCLK Clock High (tHI)
Full
IV
14
ns
SCLK Clock Low (tLOW)
Full
IV
14
ns
SDIO to SCLK Setup Time (tDS)
Full
IV
14
ns
SCLK to SDIO Hold Time (tDH)
Full
IV
0
ns
SCLK to SDIO (or SDO) Data Valid Time (tDV)
Full
IV
14
ns
SEN to SDIO Output Valid to High-Z (tEZ)
Full
IV
2
ns
1 See the Explanation of Test Levels section.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com