Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADF9010 Datasheet(PDF) 17 Page - Analog Devices

Part # ADF9010
Description  900 MHz ISM Band Analog RF Front End
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF9010 Datasheet(HTML) 17 Page - Analog Devices

Back Button ADF9010 Datasheet HTML 13Page - Analog Devices ADF9010 Datasheet HTML 14Page - Analog Devices ADF9010 Datasheet HTML 15Page - Analog Devices ADF9010 Datasheet HTML 16Page - Analog Devices ADF9010 Datasheet HTML 17Page - Analog Devices ADF9010 Datasheet HTML 18Page - Analog Devices ADF9010 Datasheet HTML 19Page - Analog Devices ADF9010 Datasheet HTML 20Page - Analog Devices ADF9010 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 29 page
background image
ADF9010
Rev. 0 | Page 16 of 28
DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9
DB8
DB7
DB6
DB5
DB4
DB3 DB2
DB1
DB0
C2 (0) C1 (0)
RES RES
F1
M1
M2
F2
PD4
RES
CPI1
CPI2
PD1
PD2
PD3
M3
CONTROL
BITS
CHARGE
PUMP
CURRENT
MUXOUT
TP1
TP2
DB21
P2
P1
F5
DB22
DB23
F3
F4
MUTE
LO
UNTIL
LD
MUTE
Tx
UNTIL
LD
LO
OUTPUT
POWER
Tx
OUTPUT
POWER
CPI3
RESERVED
ICP (mA)
CPI3
CPI2
CPI1
2.7kΩ
4.7kΩ
10kΩ
0001.25
0.63
0.31
0012.50
1.25
0.63
0103.75
1.87
0.94
0115.00
2.50
1.25
1006.25
3.13
1.56
1017.50
3.75
1.87
1108.75
4.38
2.19
1
1
1
10.0
5.00
2.50
M3
M2
M1
OUTPUT
0
0
0
THREE-STATE OUTPUT
0
0
1
DIGITAL LOCK DETECT
(ACTIVE HIGH)
0
1
0
N DIVIDER OUTPUT
01
1
DVDD
1
0
0
R DIVIDER OUTPUT
1
0
1
N-CHANNEL OPEN-DRAIN
LOCK DETECT
1
1
0
SERIAL DATA OUTPUT
11
1
DGND
P2
P1
LO OUTPUT POWER (COMBINED)
0
0
–4 dBm
0
1
–1 dBm
10
+2 dBm
11
+5 dBm
TP2
TP1
Tx OUTPUT POWER
00
FULLY ON
01
–6dB
10
–6dB
11
MUTE
PD3
POWER DOWN
PLL
0DISABLED
1
ENABLED
PD2
POWER DOWN
VCO
0DISABLED
1
ENABLED
PD1
POWER DOWN
Tx
0DISABLED
1
ENABLED
F3
CHARGE PUMP
OUTPUT
0NORMAL
1
THREE-STATE
F2
PHASE DETECTOR
POLARITY
0NEGATIVE
1
POSITIVE
F1
COUNTER
OPERATION
0NORMAL
1
COUNTERS HELD
IN RESET
F4
MUTE Tx UNTIL
LOCK DETECT
0
DISABLED
1
ENABLED
F5
MUTE LO UNTIL
LOCK DETECT
0
DISABLED
1
ENABLED
PD4
POWER DOWN
Rx
0
DISABLED
1
ENABLED
THIS BIT
IS RESERVED
FOR FACTORY
TESTING AND
SHOULD BE
SET TO 0
THESE BITS ARE
RESERVED
AND SHOULD BE
SET TO 0, 1
Figure 22. Control Latch



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com