AR0331 datasheet(22/52 Pages) ONSEMI

22 / 52 page

AR0331

www.onsemi.com

Motion Compensation

In typical multi-exposure HDR systems, motion artifacts

can be created when objects move during the T1 or T2

integration time. When this happens, edge artifacts can

potentially be visible and might look like a ghosting effect.

To correct this, the AR0331 has special 2D motion

compensation circuitry that detects motion artifacts and

corrects the image.

The motion compensation feature can be enabled by

setting R0x318C[14] = 1. Additional parameters are

available to control the extent of motion detection and

correction as per the requirements of the specific

application. For more information, refer to the AR0331

Guide.

RESET

The AR0331 may be reset by the RESET_BAR pin

(active LOW) or the reset register.

Hard Reset of Logic

The RESET_BAR pin can be connected to an external RC

circuit for simplicity. The recommended RC circuit uses a 10

Ω resistor and a 0.1 μF capacitor. The rise time for the RC

circuit is 1

μs maximum.

Soft Reset of Logic

Soft reset of logic is controlled by the R0x301A Reset

Furthermore, by asserting the soft reset, the sensor aborts the

current frame it is processing and starts a new frame. This bit

is a self-resetting bit and also returns to “0” during two-wire

serial interface reads.

SENSOR PLL

VCO

Figure 20. PLL Dividers Affecting VCO Frequency

pre_pll_clk_div

2(1−64)

pll_multiplier

58(32−384)

FVC0

EXTCLK

(6−48 MHz)

The sensor contains a phase-locked loop (PLL) that is

used for timing generation and control. The required VCO

clock frequency is attained through the use of a pre-PLL

clock divider followed by a multiplier. The PLL multiplier

should be an even integer. If an odd integer (M) is

programmed, the PLL will default to the lower (M−1) value

to maintain an even multiplier value. The multiplier is

followed by a set of dividers used to generate the output

clocks required for the sensor array, the pixel analog and

digital readout paths, and the output parallel and serial

interfaces. Use of the PLL is required when using the HiSPi

interface.

AR0331 Datasheet(PDF) 22 Page - ON Semiconductor

AR0331 Datasheet(HTML) 22 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL