| Electronic Components Datasheet Search |
|
AR0331 Datasheet(PDF) 38 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AR0331 Datasheet(HTML) 38 Page - ON Semiconductor |
|
38 / 52 page ![]() AR0331 www.onsemi.com 38 Single READ from Random Location This sequence (Figure 37) starts with a dummy WRITE to the 16-bit address that is to be used for the READ. The master terminates the WRITE by generating a restart condition. The master then sends the 8-bit read slave address/data direction byte and clocks out one byte of register data. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. Figure 37 shows how the internal register address maintained by the AR0331 is loaded and incremented as the sequence proceeds. Figure 37. Single READ from Random Location Previous Reg Address, N Reg Address, M M+1 S0 1 P A Sr Slave Address Reg Address[15:8] Reg Address[7:0] Slave Address S = Start Condition P = Stop Condition Sr = Restart Condition A = Acknowledge A = No-acknowledge Slave to Master Master to Slave A A A A Read Data Single READ From Current Location This sequence (Figure 38) performs a read using the current value of the AR0331 internal register address. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. The figure shows two independent READ sequences. N+L N+L−1 N+2 N+1 Previous Reg Address, N P A S 1 Read Data A Slave Address Read Data Read Data Read Data AA A Figure 38. Single READ from Current Location Sequential READ, Start From Random Location This sequence (Figure 42) starts in the same way as the single WRITE to random location (Figure 41). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte WRITEs until “L” bytes have been written. The WRITE is terminated by the master generating a stop condition. Figure 39. Sequential READ, Start from Random Location Previous Reg Address, N Reg Address, M S0 Slave Address A A Reg Address[15:8] P A M+1 A A A 1 Sr Reg Address[7:0] Read Data Slave Address M+L M+L−1 M+L−2 M+1 M+2 M+3 A Read Data A Read Data A Read Data Read Data |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |