Electronic Components Datasheet Search
  English  ▼

X  

LTM4644 Datasheet(PDF) 25 Page - Linear Technology

Part # LTM4644
Description  Dual 25A or Single 50A DC/DC 關Module Regulator with 1% DC Accuracy
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTM4644 Datasheet(HTML) 25 Page - Linear Technology

Back Button LTM4644 Datasheet HTML 21Page - Linear Technology LTM4644 Datasheet HTML 22Page - Linear Technology LTM4644 Datasheet HTML 23Page - Linear Technology LTM4644 Datasheet HTML 24Page - Linear Technology LTM4644 Datasheet HTML 25Page - Linear Technology LTM4644 Datasheet HTML 26Page - Linear Technology LTM4644 Datasheet HTML 27Page - Linear Technology LTM4644 Datasheet HTML 28Page - Linear Technology LTM4644 Datasheet HTML 29Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 38 page
background image
LTM4650A
25
4650afb
For more information www.linear.com/LTM4650A
APPLICATIONS INFORMATION
The derived thermal resistances in Tables 2 and 3 for the
various conditions can be multiplied by the calculated
power loss as a function of ambient temperature to derive
temperature rise above ambient, thus maximum junction
temperature.Roomtemperaturepowerlosscanbederived
from the efficiency curves and adjusted with the above
ambient temperature multiplicative factors. The printed
circuit board is a 1.6mm thick four layer board with two
ounce copper for all four layers. The PCB dimensions are
101mm × 114mm. The BGA heat sinks are listed in Table 3.
Layout Checklist/Example
The high integration of LTM4650A makes the PCB board
layoutverysimpleandeasy.However,tooptimizeitselectri-
cal and thermal performance, some layout considerations
are still necessary.
• Use large PCB copper areas for high current paths,
including VIN, GND, VOUT1 and VOUT2. It helps to
minimize the PCB conduction loss and thermal stress.
• Placehighfrequencyceramicinputandoutputcapaci-
tors next to the VIN, PGND and VOUT pins to minimize
high frequency noise.
• Place a dedicated power ground layer underneath the
unit.
• Tominimizetheviaconductionlossandreducemodule
thermal stress, use multiple vias for interconnection
between top layer and other power layers.
• Do not put via directly on the pad, unless they are
capped or plated over.
• Use a separated SGND ground copper area for com-
ponents connected to signal pins. Connect the SGND
to GND underneath the unit.
• For parallel modules, tie the VOUT,VFB,andCOMPpins
together. Use an internal layer to closely connect these
pins together. The TRACK pin can be tied a common
capacitor for regulator soft-start.
• Bring out test points on the signal pins for monitoring.
Figure13givesagoodexampleoftherecommendedlayout.
Figure 13. Recommended PCB Layout
A
1
2
VOUT1
VOUT2
GND
SGND
CNTRL
4650A F13
GND
GND
VIN
3
4
5
6
7
8
9
10
11 12
B
C
D
E
K
L
M
F
G
H
J
COUT1
COUT2
CIN1
CIN2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com