AD9574 datasheet(3/35 Pages) AD

3 / 35 page

Data Sheet

AD9574

Rev. B | Page 3 of 35

SPECIFICATIONS

OUT0 CHANNEL ABSOLUTE CLOCK JITTER

Typical values applicable under the conditions of VS = 3.3 V, TA = 25°C, unless otherwise noted.

Table 1.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

HIGH SPEED TRANSCEIVER LOGIC

(HSTL) INTEGRATED JITTER

Jitter integration bandwidth = 12 kHz to 5 MHz

19.44 MHz Output

0.196

ps rms

25 MHz Output

0.179

ps rms

38.88 MHz Output

1.943

ps rms

50 MHz Output

1.523

ps rms

3.3 V CMOS INTEGRATED JITTER

Jitter integration bandwidth = 12 kHz to 5 MHz

19.44 MHz Output

0.204

ps rms

25 MHz Output

0.178

ps rms

38.88 MHz Output

1.969

ps rms

50 MHz Output

1.446

ps rms

OUT1 CHANNEL ABSOLUTE CLOCK JITTER

Typical values applicable under the conditions of VS = 3.3 V, TA = 25°C, unless otherwise noted.

Table 2.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

HSTL INTEGRATED JITTER

Jitter integration bandwidth = 12 kHz to 5 MHz

19.44 MHz Output

0.175

ps rms

25 MHz Output

0.153

ps rms

3.3 V CMOS INTEGRATED JITTER

Jitter integration bandwidth = 12 kHz to 5 MHz

19.44 MHz Output

0.184

ps rms

25 MHz Output

0.160

ps rms

OUT2 AND OUT3 CHANNELS ABSOLUTE CLOCK JITTER

Typical values applicable under the conditions of VS = 3.3 V, TA = 25°C, unless otherwise noted. Frequency multiplier (×2) at PLL input

enabled.

Table 3.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

HSTL INTEGRATED JITTER

Jitter Integration Bandwidth = 10 kHz to 10 MHz

155.52 MHz Output

0.244

ps rms

156.25 MHz Output

0.234

ps rms

160 MHz Output

1.290

ps rms

Frequency multiplier (×2) at PLL input bypassed

Jitter Integration Bandwidth = 12 kHz to 20 MHz

155.52 MHz Output

0.470

ps rms

156.25 MHz Output

0.243

ps rms

160 MHz Output

1.329

ps rms

Frequency multiplier (×2) at PLL input bypassed

Jitter Integration Bandwidth = 1.875 MHz to 20 MHz

155.52 MHz Output

0.409

ps rms

156.25 MHz Output

0.100

ps rms

160 MHz Output

1.257

ps rms

Frequency multiplier (×2) at PLL input bypassed

AD9574 Datasheet(PDF) 3 Page - Analog Devices

AD9574 Datasheet(HTML) 3 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

Datasheet Download

Link URL