INA1650 datasheet(11/38 Pages) TI1

11 / 38 page

Time (500 ns/div)

C017

Time (500 ns/div)

C017

Time (2.5 µs/div)

C017

Time (2.5 µs/div)

C017

100

1000

Capacitive Load (pF)

Positive Overshoot

Negative Overshoot

C004

-180

-160

-140

-120

-100

-80

-60

-40

10k

100k

10M

Frequency (Hz)

REF / COM Pins Grounded

REF / COM Pins Connected to VMID(OUT)

C007

INA1650, INA1651

www.ti.com

SBOS818A – DECEMBER 2016 – REVISED SEPTEMBER 2018

Product Folder Links: INA1650 INA1651

Submit Documentation Feedback

Typical Characteristics (continued)

at TA = 25°C, VS = ±18 V, VCM = VOUT = midsupply, and RL = 2 kΩ (unless otherwise noted)

100-mV Input Step

Figure 19. Overshoot vs Capacitive Load

Figure 20. Channel Separation vs Frequency

10-mV Input Step

Figure 21. Small-Signal Step Response

10-V Input Step

Figure 22. Large-Signal Step Response

10-V Input Step, 0.01% Settling = ± 1 mV

Figure 23. Rising-Edge Settling Time

10-V Input Step, 0.01% Settling = ± 1 mV

Figure 24. Falling-Edge Settling Time

INA1650 Datasheet(PDF) 11 Page - Texas Instruments

INA1650 Datasheet(HTML) 11 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL