LFEC datasheet(34/117 Pages) LATTICE

34 / 117 page

2-31

Architecture

Lattice Semiconductor

LatticeECP/EC Family Data Sheet

Table 2-14. Supported Output Standards

Hot Socketing

The LatticeECP/EC devices have been carefully designed to ensure predictable behavior during power-up and

power-down. Power supplies can be sequenced in any order. During power up and power-down sequences, the

I/Os remain in tristate until the power supply voltage is high enough to ensure reliable operation. In addition,

leakage into I/O pins is controlled to within speciﬁed limits, this allows for easy integration with the rest of the

system. These capabilities make the LatticeECP/EC ideal for many multiple power supply and hot-swap applica-

tions.

Recommended Power Up Sequence: As described in the previous paragraph, the supplies can be sequenced

in any order. However, once internal power good is achieved (determined by VCC, VCCAUX, VCCIO bank 5) the

part releases I/Os from tri-state and the management of I/Os becomes the designers responsibility. To simplify a

system design it is therefore recommended that supplies be sequenced VCCIO, VCC, VCCAUX.

Output Standard

Drive

VCCIO (Nom.)

Single-ended Interfaces

LVTTL

4mA, 8mA, 12mA, 16mA, 20mA

3.3

LVCMOS33

4mA, 8mA, 12mA 16mA, 20mA

3.3

LVCMOS25

4mA, 8mA, 12mA, 16mA, 20mA

2.5

LVCMOS18

4mA, 8mA, 12mA, 16mA

1.8

LVCMOS15

4mA, 8mA

1.5

LVCMOS12

2mA, 6mA

1.2

LVCMOS33, Open Drain

4mA, 8mA, 12mA 16mA, 20mA

—

LVCMOS25, Open Drain

4mA, 8mA, 12mA 16mA, 20mA

—

LVCMOS18, Open Drain

4mA, 8mA, 12mA 16mA

—

LVCMOS15, Open Drain

4mA, 8mA

—

LVCMOS12, Open Drain

2mA, 6mA

—

PCI33

N/A

3.3

HSTL18 Class I, II, III

N/A

1.8

HSTL15 Class I, III

N/A

1.5

SSTL3 Class I, II

N/A

3.3

SSTL2 Class I, II

N/A

2.5

SSTL18 Class I

N/A

1.8

Differential Interfaces

Differential SSTL3, Class I, II

N/A

3.3

Differential SSTL2, Class I, II

N/A

2.5

Differential SSTL18, Class I

N/A

1.8

Differential HSTL18, Class I, II, III

N/A

1.8

Differential HSTL15, Class I, III

N/A

1.5

LVDS

N/A

2.5

BLVDS

N/A

2.5

LVPECL

N/A

3.3

RSDS

N/A

2.5

1. Emulated with external resistors.

LFEC Datasheet(PDF) 34 Page - Lattice Semiconductor

LFEC Datasheet(HTML) 34 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL