LFEC datasheet(13/117 Pages) LATTICE

13 / 117 page

2-10

Architecture

Lattice Semiconductor

LatticeECP/EC Family Data Sheet

adjustment and not relock until the tLOCK parameter has been satisﬁed. Additionally, the phase and duty cycle block

allows the user to adjust the phase and duty cycle of the CLKOS output.

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. Each PLL has four dividers associated

with it: input clock divider, feedback divider, post scalar divider and secondary clock divider. The input clock divider

is used to divide the input clock signal, while the feedback divider is used to multiply the input clock signal. The post

scalar divider allows the VCO to operate at higher frequencies than the clock output, thereby increasing the fre-

quency range. The secondary divider is used to derive lower frequency outputs.

Figure 2-11. PLL Diagram

Figure 2-12 shows the available macros for the PLL. Table 2-5 provides signal description of the PLL Block.

Figure 2-12. PLL Primitive

VCO

CLKOS

CLKOK

LOCK

RST

CLKFB

(from CLKOP,

clock net or

external pin)

Dynamic Delay Adjustment

Input Clock

Divider

(CLKI)

Feedback

Divider

(CLKFB)

Post Scalar

Divider

(CLKOP)

Phase/Duty

Select

Secondary

Clock

Divider

(CLKOK)

Delay

Adjust

Voltage

Controlled

Oscillator

CLKI

(from routing or

external pin)

CLKOP

EPLLB

CLKOP

CLKI

CLKFB

LOCK

EHXPLLB

CLKOS

CLKI

CLKFB

CLKOK

LOCK

RST

CLKOP

DDAIZR

DDAILAG

DDA MODE

DDAIDEL[2:0]

DDAOZR

DDAOLAG

DDAODEL[2:0]

LFEC Datasheet(PDF) 13 Page - Lattice Semiconductor

LFEC Datasheet(HTML) 13 Page - Lattice Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL