Electronic Components Datasheet Search
  English  ▼

X  

K32L3A Datasheet(PDF) 8 Page - NXP Semiconductors

Part # K32L3A
Description  72 MHz Arm짰 Cortex짰-M0/M4F Dual Core Microcontroller with up to 1280 KB Flash and 384 KB SRAM
PDF  162 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

K32L3A Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button K32L3A Datasheet HTML 4Page - NXP Semiconductors K32L3A Datasheet HTML 5Page - NXP Semiconductors K32L3A Datasheet HTML 6Page - NXP Semiconductors K32L3A Datasheet HTML 7Page - NXP Semiconductors K32L3A Datasheet HTML 8Page - NXP Semiconductors K32L3A Datasheet HTML 9Page - NXP Semiconductors K32L3A Datasheet HTML 10Page - NXP Semiconductors K32L3A Datasheet HTML 11Page - NXP Semiconductors K32L3A Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 162 page
background image
2.1.4 AWIC
The primary function of the Asynchronous Wake-up Interrupt Controller (AWIC) is to
detect asynchronous wake-up events in stop modes and signal to clock control logic to
resume system clocking. After clock restart, the NVIC observes the pending interrupt
and performs the normal interrupt or event processing.
The device uses the following internal and external inputs to the AWIC module.
AWIC0 is AWIC in CM4F domain while AWIC1 is AWIC in CM0+ domain.
Table 2. AWIC0 Stop and VLPS wakeup sources
Wake-up source
Description
System resets
All available system resets sources are describted in SMC0
under MSMC chapter
SPM
All available interrupt in SPM, such as low/high voltage
detect interrupt, low voltage detect/warnning interrupt, and
etc.
Pin
PTA, PTB, PTC, PTD, PTE pin interrupts
LPUART0~3
Functional when using clock source which is active in Stop
and VLPS modes
LPI2C0~3
Address match wakeup
LPSPI0~3
Slave mode interrupt
I2S
Functional when using an external bit clock or external
master clock
EMVSIM
Any enabled interrupt can be a source as long as the module
remains clocked.
USB Controller
Wakeup
Secure Digital Hardware Controller (SDHC)
Wakeup
FlexIO
Functional when using clock source which is active in Stop
and VLPS modes
LPTMR0~2
Functional when using clock source which is active in Stop,
VLPS and LLS/VLLS modes
TPM0~3
Functional when using clock source which is active in Stop
and VLPS modes
RTC
Functional in Stop, VLPS, LLS and VLLSx modes
LPIT0/1
Any enabled interrupt can be a source as long as the module
remains clocked.
Tamper detect
Interrupt
NMI
NMI is routed to CM4F or CM0+ automatically, only boot
core has NMI
LPCMP0/1
Interrupt in normal or trigger mode
LPDAC
Any enabled interrupt can be a source as long as the module
remains clocked.
Table continues on the next page...
Overview
8
K32L3A, Rev. 1, 09/2019
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com