VT6307 datasheet(31/54 Pages) VIA

31 / 54 page

VT6307 PCI 1394a Host Controller

Revision 1.2 October 1, 2002

-25-

Technologies, Inc.

We Connect

Memory Offset 34 – Configuration ROM Map ............. RW

This register contains the start address within the memory

space that maps to the start address of the 1394 configuration

ROM. Only 32-bit word reads to the first 1K bytes of the

configuration ROM will map to memory space.(all other

transactions

this

space

will

rejected

with

“ack_type_error”). The system address of the configuration

ROM must start on a 1K-byte boundary. The first five 32-bit

words of the configuration ROM space are mapped to the

configuration ROM header and Bus Info Block, so the first

five registers addressed by this register are not used.

This

Control” register “link enable” bit.

31-10 Configuration ROM Address.................. default = 0

Read requests to 1394 offsets FFFF F000 0400

through FFFF F000 03FC have the low-order 10 bits

of the offset added to this register to determine the

host memory address of the returned data value.

9-0

Reserved

........................................ always reads 0

Memory Offset 38 – Posted Write Address Low ............ RO

31-0 Offset Low ................................ default = undefined

If the “Posted Write Error” bit is set in the Interrupt

Events register, this and the “Posted Write Address

High” register contain the 48 bits of the 1394

destination offset of the write request that resulted in

the PCI error.

Memory Offset 3C – Posted Write Address High........... RO

31-16 Source ID

................................ default = undefined

The Bus Number and Node Number of the node

which has issued the failed write request.

15-0 Offset High ................................ default = undefined

If the “Posted Write Error” bit is set in the Interrupt

Events register, this and the “Posted Write Address

Low” register contain the 48 bits of the 1394

destination offset of the write request that resulted in

the PCI error.

Memory Offset 40 – Vendor ID........................................ RO

31-0 Vendor ID .................................. always reads TBD

HC Control Registers

The following two registers are a “set / clear” register pair.

Writing to the “Set” register address sets selected bits in the

control register where the written bit value is 1. Writing to the

“Clear” register address clears selected bits in the control

address returns the contents of the control register.

Memory Offset 50 (Set), 54 (Clear) – HC Control ......... RW

31-20 Reserved

........................................always reads 0

Link Power Status

Prohibit Link to PHY Communications .......def

Permit Link to PHY Communications (link can

use LREQs to perform PHY reads and writes).

This bit has no effect on “Link On” status for the

node (see Link Enable status below). Both software

and hardware resets clear this bit.

Posted Write Enable ................... default = undefined

All writes return “ack_pending”

Enable 2-deep posted write queue

Software should only change this bit when “Link

Enable” is 0.

Link Enable

Disable

packets

from

being

transmitted,

received, or processed............................ default

Enable packets to be transmitted, received, and

processed

Both software and hardware resets clear this bit.

Software

should

not

set

this

bit

until

the

Configuration ROM mapping register is valid.

Soft Reset

When set, all on-chip 1394 states are reset, all FIFOs

are flushed, and all registers are set to their hardware

reset (default) values unless otherwise specified. PCI

configuration registers are not affected.

Hardware

clears this bit automatically when the reset is

complete (it reads 1 while the reset is in progress).

15-0 Reserved

........................................always reads 0

VT6307 Datasheet(PDF) 31 Page - VIA Technologies, Inc.

VT6307 Datasheet(HTML) 31 Page - VIA Technologies, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Datasheet Download

Link URL