VT6307 datasheet(48/54 Pages) VIA

48 / 54 page

VT6307 PCI 1394a Host Controller

Revision 1.2 October 1, 2002

-42-

Functional Descriptions

Technologies, Inc.

We Connect

Twisted-Pair TPA and TPB

The line drivers operate in a high-impedance current mode, and are designed to work with external 110 Ohm line-termination

resistor networks in order to match the 110 Ohm cable impedance. One network is provided at each end of all twisted-pair cable.

Each network is composed of a pair of series-connected 55 Ohm resistors. The midpoint of the pair of resistors that is directly

connected to the twisted-pair TPA pins is connected to its corresponding XTPBIAS pin. The midpoint of the pair of resistors that is

directly connected to the twisted-pair B pins is coupled to ground through a parallel RC network with recommended values of 5K

Ohm and 270 pF. The values of the external line termination resistors are designed to meet the standard specifications when

connected in parallel with the internal receiver circuits.

Bandgap Current Generation

An external resistor connected between the XRES pin and ground sets the driver output current, as well as internal operating

currents. This current setting resistor has a value of 6.34K Ohm +/- 1%.

Power Off

When the power supply of the VT6307 is removed while the twisted-pair cables are connected, the VT6307 transmitter / receiver

circuitry and the XTPBIAS pin presents a high impedance state. As the consequence, peer PHYs see the VT6307 as unconnected.

Unimplemented Ports

When the VT6307 is used with one or more of the ports not brought out to a connector, some of the twisted-pair pins of the unused

ports can be left unconnected to reduce implementation cost. For each unused port, the XTPBIAS pins can be tied to analog power

(VCCA) for more reliable operation. The XTPAP, XTPAM, XTPBP and XTPBM pins of an unused port can be left unconnected.

CMC, PC0, PC1, PC2 Strapping

CMC and PC[0:2] are used as strapping pins to set the default value for four configuration status bits in the self-ID packet and

should be hard-wired high or low as a function of the equipment design. The PC0, PC1, and PC2 pins are used to indicate the

default power-class status for the node (the need for power from the cable or the ability to supply power to the cable). The CMC

pin is used as an input to indicate that the node is a contender for bus manager.

VT6307 Datasheet(PDF) 48 Page - VIA Technologies, Inc.