CC2652R datasheet(29/58 Pages) TI

29 / 58 page

7.15.4 Comparators

7.15.4.1 Low-Power Clocked Comparator

Tc = 25 °C, VDDS = 3.0 V, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Input voltage range

VDDS

Clock frequency

SCLK_LF

Internal reference voltage(1)

Using internal DAC with VDDS as reference voltage,

DAC code = 0 - 255

0.024 - 2.865

Offset

Measured at VDDS / 2, includes error from internal DAC

±5

Decision time

Step from –50 mV to 50 mV

Clock

Cycle

(1)

The comparator can use an internal 8 bits DAC as its reference. The DAC output voltage range depends on the reference voltage

selected. See Section 7.15.2.1

7.15.4.2 Continuous Time Comparator

Tc = 25°C, VDDS = 3.0 V, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Input voltage range(1)

VDDS

Offset

Measured at VDDS / 2

±5

Decision time

Step from –10 mV to 10 mV

0.78

µs

Current consumption

Internal reference

8.6

µA

(1)

The input voltages can be generated externally and connected throughout I/Os or an internal reference voltage can be generated using

the DAC

7.15.5 Current Source

7.15.5.1 Programmable Current Source

Tc = 25 °C, VDDS = 3.0 V, unless otherwise noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Current source programmable output range (logarithmic

range)

0.25 - 20

µA

Resolution

0.25

µA

www.ti.com

CC2652R7

SWRS253 – MAY 2021

Submit Document Feedback

Product Folder Links: CC2652R7

CC2652R Datasheet(PDF) 29 Page - Texas Instruments

CC2652R Datasheet(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL