| Electronic Components Datasheet Search |
|
IMXRT500EC Datasheet(PDF) 39 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMXRT500EC Datasheet(HTML) 39 Page - NXP Semiconductors |
|
39 / 119 page ![]() T CLK tV(Q)min t tV(Q)min fclk V(Q)max IO[0:7] t V(Q)max Figure 18. DDR mode (output timing, mode 0 and 1) TCLK t V(Q)max tV(Q)min tV(Q)max t IO[0:7] DQS V(Q)min Figure 19. DDR mode (output timing, mode 3) 1.5 Display and graphics 1.5.1 LCDIF Tamb = -20 °C to 70 °C; VDD = 2.7 V to 3.6 V; CL = 30 pF. Simulated values. Table 27. LCDIF characteristics Symbol Parameter Conditions Min. Typ. Max. Unit fclk clock frequency on pin LCD_DCLK - - 60 MHz tv(Q) data output valid time on all LCD output pins 0.3 - 4.5 ns 1.5.2 MIPI DSI timing The i.MX RT500 conforms to the MIPI D-PHY electrical specifications MIPI DSI Version 1.01 and D-PHY specification Rev. 1.0 (and also DPI version 2.0, DBI version 2.0, DSC version 1.0a at protocol layer) for MIPI display port x2 lanes. External memory interface 38 i.MX RT500 Low-Power Crossover Processor, Rev. 0, 02/2021 NXP Semiconductors |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |