| Electronic Components Datasheet Search |
|
ADS5242IPAP Datasheet(PDF) 9 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5242IPAP Datasheet(HTML) 9 Page - Texas Instruments |
|
9 / 29 page ![]() www.ti.com PD Device Fully Powers Down Device Fully Powers Up 500 µs 1 µs NOTE: The shown power−up time is based on 1 µF bypass capacitors on the reference pins. See the Theory of Operation section for details. SERIAL INTERFACE TIMING Start Sequence t 1 t 7 t 6 D7 (MSB) D6 D5 D4 D3 D2 D1 D0 t 2 t 3 t 4 t 5 ADCLK CS SCLK SDATA Outputs change on next rising clock edge after CS goes high. Data latched on each rising edge of SCLK. NOTE: Data is shifted in MSB first. ADS5242 SBAS330C – OCTOBER 2004 – REVISED OCTOBER 2005 POWER-DOWN TIMING PARAMETER DESCRIPTION MIN TYP MAX UNIT t1 Serial CLK Period 50 ns t2 Serial CLK High Time 20 ns t3 Serial CLK Low Time 20 ns t4 Minimum Data Setup Time 5 ns t5 Minimum Data Hold Time 5 ns t6 CS Fall to SCLK Rise 8 ns t7 SCLK Rise to CS Rise 8 ns 9 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |