| Electronic Components Datasheet Search |
|
DS2148 Datasheet(PDF) 13 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
DS2148 Datasheet(HTML) 13 Page - Maxim Integrated Products |
|
13 / 73 page ![]() DS2148/DS21Q48 13 of 73 NAME PIN I/O FUNCTION RNEG 39 O Receive Negative Data. Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with the bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See Section 6.4 for details. RPOS 38 O Receive Positive Data. Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See Section 6.2 for details. RTIP/RRING 27/28 I Receive Tip and Ring. Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the line. See Section 5 for details. TCLK 43 I Transmit Clock. A 2.048MHz or 1.544MHz primary clock. Used to clock data through the transmit side formatter. Can be sourced internally by MCLK or RCLK. See Common Control Register 1 and Figure 1-3. TEST 26 I Tri-state Control. Set high to tri-state all outputs and I/O pins (including the parallel control port). Set low for normal operation. Useful in board level testing. TNEG 42 I Transmit Negative Data. Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line. TPOS 41 I Transmit Positive Data. Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line. TTIP/TRING 34/37 O Transmit Tip and Ring. Analog line driver outputs. These pins connect via a step-up transformer to the line. See Section 5 for details. VDD 21/36 - 5.0V ±5% Positive Supply VSM 20 I Voltage Supply Mode. Should be tied high for 5V operation VSS 22/35 - Signal Ground WR (R/ W) 3 I Active-Low Write Input (Read/Write). See the bus timing diagrams in Section 10. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |