| Electronic Components Datasheet Search |
|
SLG46585M Datasheet(PDF) 66 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
SLG46585M Datasheet(HTML) 66 Page - Dialog Semiconductor |
|
66 / 210 page ![]() Datasheet 18-Sep-2019 CFR0011-120-00 Revision 3.3 66 of 210 © 2019 Dialog Semiconductor SLG46585 GreenPAK Programmable Mixed-Signal Matrix with Asynchronous State Machine, LDOs, and DC/DC Converter 7.2.3 Initial Polarity Operations DFF8 nRST/nSET Select [1205] 0: nRST from matrix out 1: nSET from matrix out DFF8 Output Select [1206] 0: Q output 1: nQ output DFF8 or LATCH Select [1207] 0: DFF function 1: LATCH function Figure 19: DFF Polarity Operations with nReset Table 61: DFF8 Register Settings(Continued) Signal Function Register Bit Address Register Definition VDD Data Clock POR nReset (Case 1) Q with nReset (Case 2) Initial Polarity: High Initial Polarity: Low nReset (Case 1) Q with nReset (Case 1) nReset (Case 2) Q with nReset (Case 2) Q with nReset (Case 1) nReset (Case 2) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |