Electronic Components Datasheet Search
  English  ▼

X  

ADSP-SC591 Datasheet(PDF) 89 Page - Analog Devices

Part # ADSP-SC591
Description  SHARC Dual-Core DSP with Arm Cortex-A5
PDF  143 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-SC591 Datasheet(HTML) 89 Page - Analog Devices

Back Button ADSP-SC591 Datasheet HTML 85Page - Analog Devices ADSP-SC591 Datasheet HTML 86Page - Analog Devices ADSP-SC591 Datasheet HTML 87Page - Analog Devices ADSP-SC591 Datasheet HTML 88Page - Analog Devices ADSP-SC591 Datasheet HTML 89Page - Analog Devices ADSP-SC591 Datasheet HTML 90Page - Analog Devices ADSP-SC591 Datasheet HTML 91Page - Analog Devices ADSP-SC591 Datasheet HTML 92Page - Analog Devices ADSP-SC591 Datasheet HTML 93Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 143 page
background image
Rev. PrD
|
Page 89 of 143
|
May 2021
ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594
Preliminary Technical Data
Asynchronous Sample Rate Converter (ASRC)—Serial Output Port
For the serial output port, the frame sync is an input and it must meet setup and hold times with regard to SCLK0 on the output port. The
serial data output has a hold time and delay specification with regard to the serial clock. In TDM mode, the ASRC drives at the rising edge
and samples at the falling edge of the serial clock. In all other modes, the serial clock rising edge is the sampling edge, and the falling edge
is the driving edge.
Figure 18. ASRC Serial Output Port Timing
Table 49. ASRC, Serial Output Port
All specifications are based on simulation data and are subject to change without notice.
Parameter
Min
Max
Unit
Timing Requirements
tSRCSFS
1
1 The serial clock, data, and frame sync signals can originate from any of the DAI pins. The serial clock and frame sync signals can also originate via PCG or SPORTs. The input
of the PCG can be either CLKIN, SCLK0, or any of the DAI pins.
Frame Sync Setup Before Serial Clock Rising Edge
TBD
ns
tSRCHFS
1
Frame Sync Hold After Serial Clock Rising Edge
TBD
ns
tSRCCLKW
Clock Width
tSCLK0 – TBD
ns
tSRCCLK
Clock Period
2 × tSCLK0
ns
Switching Characteristics
tSRCTDD
1
Transmit Data Delay After Serial Clock Falling Edge
TBD
ns
tSRCTDH
1
Transmit Data Hold After Serial Clock Falling Edge
TBD
ns
DAI0_PIN20–1
(SCLK0)
SAMPLE EDGE
DAI0_PIN20–1
(FS)
DAI0_PIN20–1
(SDATA)
tSRCCLK
tSRCCLKW
tSRCSFS
tSRCHFS
tSRCTDD
tSRCTDH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com