| Electronic Components Datasheet Search |
|
ADSP-SC591 Datasheet(PDF) 92 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-SC591 Datasheet(HTML) 92 Page - Analog Devices |
|
92 / 143 page ![]() Rev. PrD | Page 92 of 143 | May 2021 ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594 Preliminary Technical Data SPI Port—Slave Timing SPI0, SPI1, and SPI2 Table 51 and Figure 20 describe SPI port slave operations. Note that • In dual-mode data transmit, the SPIx_MOSI signal is also an output. • In quad-mode data transmit, the SPIx_MOSI, SPIx_D2, and SPIx_D3 signals are also outputs. • In dual-mode data receive, the SPIx_MISO signal is also an input. • In quad-mode data receive, the SPIx_MISO, SPIx_D2, and SPIx_D3 signals are also inputs. • In SPI slave mode, the SPI clock is supplied externally and is called fSPICLKEXT: • Quad mode is supported by SPI1 and SPI2. • CPHA is a configuration bit in the SPI_CTL register. Table 51. SPI Port—Slave Timing1 1 All specifications apply to SPI0, SPI1, and SPI2. All specifications are based on simulation data and are subject to change without notice. Parameter Min Max Unit Timing Requirements tSPICHS SPIx_CLK High Period2 2 This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPIx_CLK. For the external SPIx_CLK ideal maximum frequency, see the fSPICLKTEXT specification in Table 26. 0.5 × tSPICLKEXT – TBD ns tSPICLS SPIx_CLK Low Period2 0.5 × tSPICLKEXT – TBD ns tSPICLK SPIx_CLK Period2 tSPICLKEXT – TBD ns tHDS Last SPIx_CLK Edge to SPIx_SS Not Asserted TBD ns tSPITDS Sequential Transfer Delay tSPICLKEXT – TBD ns tSDSCI SPIx_SS Assertion to First SPIx_CLK Edge TBD ns tSSPID Data Input Valid to SPIx_CLK Edge (Data Input Setup) TBD ns tHSPID SPIx_CLK Sampling Edge to Data Input Invalid TBD ns Switching Characteristics tDSOE SPIx_SS Assertion to Data Out Active TBD TBD ns tDSDHI SPIx_SS Deassertion to Data High Impedance TBD TBD ns tDDSPID SPIx_CLK Edge to Data Out Valid (Data Out Delay) TBD ns tHDSPID SPIx_CLK Edge to Data Out Invalid (Data Out Hold) TBD ns t SPICLKEXT 1 f SPICLKEXT ----------------------- = |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |