IMX7ULPCEC datasheet(64/118 Pages) NXP

64 / 118 page

7.1.3 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given

in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency

may be the same as the internal system bus frequency or an integer divider of that

frequency.

The following timing parameters indicate when data is latched or driven onto the

external bus, relative to the Flexbus output clock (FB_CLK). All other timing

relationships can be derived from these values.

Table 35. Flexbus switching specifications

Num

Parameter

Min.

Max.

Unit

Notes

Frequency of operation

• HSRUN mode

• Normal RUN mode

—

MHz

FB1

Clock period

• HSRUN mode

• Normal RUN mode

15.0

—

FB2

Address, data, and control output valid

—

13.0

FB3

Address, data, and control output hold

1.0

—

FB4

Data input setup

8.5

—

FB5

Data input hold

0.0

—

1. Specification is valid for all FB_AD[31:0], FB_BE, FB_CSn_B, FB_OE_B, FB_RW_B, FB_TBST_B, FB_TSIZ[1:0],

FB_ALE, and FB_TS_B.

2. Specification is valid for all FB_AD[31:0].

Specifications—application domain

i.MX 7ULP Applications Processor—Consumer Products, Rev. 0, 06/2019

NXP Semiconductors

IMX7ULPCEC Datasheet(PDF) 64 Page - NXP Semiconductors

IMX7ULPCEC Datasheet(HTML) 64 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL