CD1030 datasheet(53/67 Pages) NXP

53 / 67 page

Analog Integrated Circuit Device Data

NXP Semiconductors

CD1030

7.9.25 Wake-up debounce SP

The IC is able to extend the time the active polling takes place to ensure a true change of state has occurred in LPM, and reduce the

chance noise has impacted the measurement. If this bit is [0], the IC uses a voltage difference technique to determine if a switch has

changed state. If this bit is set [1], the IC debounces the measurement by continuing to source the LPM polling current for an additional

1.2 ms and take the measurement based on the final voltage level. This helps to ensure the switch is detected correctly in noisy systems.

7.9.26 Wake-up debounce SG

The IC is able to extend the time the active polling takes place to ensure a true change of state has occurred in LPM, and reduce the

chance noise has impacted the measurement. If this bit is [0], the IC uses a voltage difference technique to determine if a switch has

changed state. If this bit is set [1], the IC debounces the measurement by continuing to source the LPM polling current for an additional

1.2 ms, and take the measurement based on the final voltage level. This helps to ensure the switch is detected correctly in noisy systems.

Table 42. Wake-up debounce SP register

SPI Data Bits [23 - 0]

[31-25]

[24]

bit 23

bit 22

bit 21

bit 20

bit 19

bit 18

bit 17

bit 16

0011_010

0/1

FAULT

STATUS

INTflg

Unused

Default on POR

000

bit 15

bit 14

bit 13

bit 12

bit 11

bit 10

bit 9

bit 8

Unused

SP11

SP10

SP9

SP8

000

bit 7

bit 6

bit 5

bit 4

bit 3

bit 2

bit 1

bit 0

SP7

SP6

SP5

SP4

SP3

SP2

SP1

SP0

000

MISO Return Word

bit 23

bit 22

bits [21 - 0]

0011_010[R/W]

FAULT

STATUS

INTflg

Table 43. Wake-up debounce SG register

R/W

SPI data bits [23 - 0]

[31-25]

[24]

bit 23

bit 22

bit 21

bit 20

bit 19

bit 18

bit 17

bit 16

0011_011

0/1

FAULT

STATUS

INTflg

Unused

SG20

SG19

SG18

SG17

SG16

Default on POR

bit 15

bit 14

bit 13

bit 12

bit 11

bit 10

bit 9

bit 8

SG15

SG14

SG13

SG12

SG11

SG10

SG9

SG8

000

bit 7

bit 6

bit 5

bit 4

bit 3

bit 2

bit 1

bit 0

SG7

SG6

SG5

SG4

SG3

SG2

SG1

SG0

000

MISO Return Word

bit 23

bit 22

bits [21 - 0]

0011_011[R/W]

FAULT

STATUS

INTflg

CD1030 Datasheet(PDF) 53 Page - NXP Semiconductors

CD1030 Datasheet(HTML) 53 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datasheet Download

Link URL