NXP Semiconductors

SC18IM704

7.1.2 Read N byte from target device

bus target. The frame is then terminated with a P character. Once the host issues this

002aac049

NUMBER

OF BYTES

S CHAR. TARGET ADR.

+ R

host sends

18IM responds

P CHAR.

DATA 0

DATA N

Figure 4. Read N byte from target device

7.1.3 Write to 18IM internal register

The host issues the internal register write command by sending a W character followed

by the register and data pair. Each register to be written must be followed by the data

byte. The frame is then terminated with a P character.

002aac050

W CHAR.

REGISTER 0

DATA 0

REGISTER N

DATA N

P CHAR.

Figure 5. Write to 18IM internal register

Remark: Write and read from the internal 18IM register is processed immediately as

soon as the intended register is determined by 18IM.

7.1.4 Read from 18IM internal register

The host issues the internal register read command by sending an R character followed

by the registers to be read. The frame is then terminated with a P character.

Once the command is issued, SC18IM704 will access its internal registers and returns

the contents of these registers to the host.

002aac051

R CHAR.

REGISTER 0

REGISTER N

P CHAR.

18IM responds

DATA 0

DATA N

Figure 6. Read from 18IM internal register

7.1.5 Write to GPIO port

The host issues the output port write command by sending an O character followed by

the data to be written to the output port. This command enables the host to quickly set

SC18IM704

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2021. All rights reserved.

Product data sheet

Rev. 1.0 — 22 September 2021

5 / 28