Electronic Components Datasheet Search
  English  ▼

X  

ADSP-SC591 Datasheet(PDF) 92 Page - Analog Devices

Part # ADSP-SC591
Description  SHARC Dual-Core DSP with Arm Cortex-A5
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-SC591 Datasheet(HTML) 92 Page - Analog Devices

Back Button ADSP-SC591 Datasheet HTML 88Page - Analog Devices ADSP-SC591 Datasheet HTML 89Page - Analog Devices ADSP-SC591 Datasheet HTML 90Page - Analog Devices ADSP-SC591 Datasheet HTML 91Page - Analog Devices ADSP-SC591 Datasheet HTML 92Page - Analog Devices ADSP-SC591 Datasheet HTML 93Page - Analog Devices ADSP-SC591 Datasheet HTML 94Page - Analog Devices ADSP-SC591 Datasheet HTML 95Page - Analog Devices ADSP-SC591 Datasheet HTML 96Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 145 page
background image
Rev. A
|
Page 92 of 145
|
April 2022
ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594
SPI Port—Slave Timing
SPI0, SPI1, SPI2, and SPI3
Table 55 and Figure 22 describe SPI port slave operations. Note that
• In dual-mode data transmit, the SPIx_MOSI signal is also an output.
• In quad-mode data transmit, the SPIx_MOSI, SPIx_D2, and SPIx_D3 signals are also outputs.
• In dual-mode data receive, the SPIx_MISO signal is also an input.
• In quad-mode data receive, the SPIx_MISO, SPIx_D2, and SPIx_D3 signals are also inputs.
• In SPI slave mode, the SPI clock is supplied externally and is called fSPICLKEXT:
• Quad mode is supported by SPI1 and SPI2.
• CPHA is a configuration bit in the SPI_CTL register.
Table 55. SPI Port—Slave Timing1
1 All specifications apply to SPI0, SPI1, SPI2, and SPI3.
Parameter
Min
Max
Unit
Timing Requirements
tSPICHS
SPIx_CLK High Period2
2 This specification indicates the minimum instantaneous width or period that can be tolerated due to duty cycle variation or jitter on the external SPIx_CLK. For the external
SPIx_CLK ideal maximum frequency, see the fSPICLKTEXT specification in Table 26.
0.5 × tSPICLKEXT – 1.5
ns
tSPICLS
SPIx_CLK Low Period2
0.5 × tSPICLKEXT – 1.5
ns
tSPICLK
SPIx_CLK Period2
tSPICLKEXT – 1.5
ns
tHDS
Last SPIx_CLK Edge to SPIx_SS Not Asserted
5
ns
tSPITDS
Sequential Transfer Delay
tSPICLKEXT – 1.5
ns
tSDSCI
SPIx_SS Assertion to First SPIx_CLK Edge
11.7
ns
tSSPID
Data Input Valid to SPIx_CLK Edge (Data Input Setup)
2
ns
tHSPID
SPIx_CLK Sampling Edge to Data Input Invalid
1.6
ns
Switching Characteristics
tDSOE
SPIx_SS Assertion to Data Out Active
0
14.12
ns
tDSDHI
SPIx_SS Deassertion to Data High Impedance
0
12.6
ns
tDDSPID
SPIx_CLK Edge to Data Out Valid (Data Out Delay)
14.16
ns
tHDSPID
SPIx_CLK Edge to Data Out Invalid (Data Out Hold)
1.5
ns
t
SPICLKEXT
1
f
SPICLKEXT
---------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com