Electronic Components Datasheet Search
  English  ▼

X  

SW52212 Datasheet(PDF) 22 Page - Silicon Laboratories

Part # SW52212
Description  12/8/4/2-Output PCI-Express Gen 1/2/3/4/5 and SRIS Clock Generator
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SW52212 Datasheet(HTML) 22 Page - Silicon Laboratories

Back Button SW52212 Datasheet HTML 18Page - Silicon Laboratories SW52212 Datasheet HTML 19Page - Silicon Laboratories SW52212 Datasheet HTML 20Page - Silicon Laboratories SW52212 Datasheet HTML 21Page - Silicon Laboratories SW52212 Datasheet HTML 22Page - Silicon Laboratories SW52212 Datasheet HTML 23Page - Silicon Laboratories SW52212 Datasheet HTML 24Page - Silicon Laboratories SW52212 Datasheet HTML 25Page - Silicon Laboratories SW52212 Datasheet HTML 26Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 71 page
background image
5.4 Power Supply Filtering Recommendations
VDDR
VDD_IO
VDD
VDD
VDDA
VDDX
Si52202/04/08/12
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
1uF
1uF
1uF
1uF
FB1
FB2
FB3
FB5
Placed near
the part
VDD_CORE
( 1.5V or 1.8V)
VDD_IO
(1V to VDD_CORE)
Recommended ferrite bead specs:
600 Ω at 100 MHz, ≤ 0.1 Ω DCR max., ≥40mA current rating
For parts that have
multiple VDD pins, use
one 0.1uF capacitor
per pin.
For parts that have
multiple VDD_IO pins,
use one 0.1uF
capacitor per pin.
0.1uF
1uF
VDD_IO
FB4
Figure 5.3. Power Supply Filtering
Separate out each type of VDD (VDD, VDDA, VDDX, VDDR, and VDD_IO) using ferrite beads. Then, for each VDD type use one 1 µF
bulk capacitor along with an additional 0.1 µF capacitor for each individual VDD pin. All VDD Core (VDD, VDDA, VDDX, and VDDR)
pins should be tied to the same voltage, either 1.8 V or 1.5 V. The VDD_IO pins can be tied to a voltage between 1 V and the selected
VDD Core voltage. Note, the VDD_IO pins must all be tied to the same voltage.
5.5 PWRGD/PWRDNb (Power Down) Pin
The PWRGD/PWRDNb pin is a dual-function pin. During initial power up, the pin functions as the PWRGD pin. Upon the first power up,
if the PWRGD pin is low, all outputs, the crystal oscillator, and the I2C logics will be disabled. Once the PWRGD pin has been sampled
high by the clock chip, the pin assumes a PWRDNb functionality. When the pin has assumed a PWRDNb functionality and is pulled
low, the device will be placed in power down mode. The assertion and dessertion of PWRDNb is asynchronous. This pin has a 100 kΩ
internal pull-up.
Figure 5.4. Initial Sample High of PWRGD/PWRDNb After Power Up
Data Sheet
Functional Description
silabs.com | Building a more connected world.
Rev. 1.0 | 22



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com