Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

SW52212 Datasheet(PDF) 34 Page - Silicon Laboratories

Part # SW52212
Description  12/8/4/2-Output PCI-Express Gen 1/2/3/4/5 and SRIS Clock Generator
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SW52212 Datasheet(HTML) 34 Page - Silicon Laboratories

Back Button SW52212 Datasheet HTML 30Page - Silicon Laboratories SW52212 Datasheet HTML 31Page - Silicon Laboratories SW52212 Datasheet HTML 32Page - Silicon Laboratories SW52212 Datasheet HTML 33Page - Silicon Laboratories SW52212 Datasheet HTML 34Page - Silicon Laboratories SW52212 Datasheet HTML 35Page - Silicon Laboratories SW52212 Datasheet HTML 36Page - Silicon Laboratories SW52212 Datasheet HTML 37Page - Silicon Laboratories SW52212 Datasheet HTML 38Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 71 page
background image
8.9 Register Tables
8.9.1 Si52212 Registers
Table 8.4. Control Register 0. Byte 0
Bit
Name
If Bit = 0
If Bit = 1
Type
Default
Function
7
DIFF7_OE
Disabled
Enabled
RW
1
Output enable for DIFF[7]
6
DIFF6_OE
Disabled
Enabled
RW
1
Output enable for DIFF[6]
5
DIFF5_OE
Disabled
Enabled
RW
1
Output enable for DIFF[5]
4
DIFF4_OE
Disabled
Enabled
RW
1
Output enable for DIFF[4]
3
DIFF3_OE
Disabled
Enabled
RW
1
Output enable for DIFF[3]
2
DIFF2_OE
Disabled
Enabled
RW
1
Output enable for DIFF[2]
1
DIFF1_OE
Disabled
Enabled
RW
1
Output enable for DIFF[1]
0
DIFF0_OE
Disabled
Enabled
RW
1
Output enable for DIFF[0]
Table 8.5. Control Register 1. Byte 1
Bit
Name
If Bit = 0
If Bit = 1
Type
Default
Function
7
DIFF11_OE
Disabled
Enabled
RW
1
Output enable for DIFF[11]
6
DIFF10_OE
Disabled
Enabled
RW
1
Output enable for DIFF[10]
5
DIFF9_OE
Disabled
Enabled
RW
1
Output enable for DIFF[9]
4
DIFF8_OE
Disabled
Enabled
RW
1
Output enable for DIFF[8]
3
Reserved
0
Reserved
2
0
1
SS_EN_READ1
R
0
Spread Enable software readback
00 = –0.25%; 01 = OFF; 10 = OFF;
11 = –0.5%
The value of SS_EN_READ is
latched on power-up.
0
SS_EN_READ0
R
0
Table 8.6. Control Register 2. Byte 2
Bit
Name
If Bit = 0
If Bit = 1
Type
Default
Function
7
SS_EN_SW_HW_CTRL
Read back Byte
1[1:0]
SS control by
Byte 2 [6:5]
RW
0
Enable software control of spread
6
SS_EN_SW1
RW
0
Software control of spread 00 = –
0.25%; 01 = OFF; 10 = OFF; 11 = –
0.5%
5
SS_EN_SW0
RW
1
4
Reserved
0
Reserved
3
REF_OE
Disabled
Enabled
RW
1
Output Enable for REF
2
REF PWRDN
REF output is
disabled in Pow-
er Down.
REF output is
enabled in Pow-
er Down
RW
0
Wake-on LAN for REF. To have REF
output enabled in Power Down,
REF_OE needs to be enabled at the
same time.
Data Sheet
Control Registers
silabs.com | Building a more connected world.
Rev. 1.0 | 34



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com