| Electronic Components Datasheet Search |
|
TAS5518 Datasheet(PDF) 63 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS5518 Datasheet(HTML) 63 Page - Texas Instruments |
|
63 / 103 page ![]() Serial Audio Interface Control and Timing 54 SLES115 — August 2004 TAS5518 3.7.3 Right Justified Right justified (RJ) timing uses an LRCLK to define when the data being transmitted is for the left channel and when it is for the right channel. The LRCLK is high for the left channel and low for the right channel. A bit clock running at 64 × Fs is used to clock in the data. The first bit of data appears on the data 8-bit clock periods (for 24-bit data) after LRCLK toggles. In RJ mode the LSB of data is always clocked by the last bit clock before L/RCLK transitions. The data is written MSB first and is valid on the rising edge of bit clock. The TAS5518 masks unused leading data bit positions. 23 22 SCLK 32 Clks LRCLK Left Channel 24-Bit Mode 19 18 15 14 1 0 19 18 20-Bit Mode 15 14 1 0 16-Bit Mode 1 0 15 14 MSB LSB 2-Channel Right-Justified (Sony Format) Stereo Input 23 22 32 Clks Right Channel 19 18 15 14 1 0 19 18 15 14 1 0 1 0 15 14 MSB LSB NOTE: All data presented in 2s complement form with MSB first. Figure 3−11. Right Justified 64 Fs Format |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |