| Electronic Components Datasheet Search |
|
TAS5518 Datasheet(PDF) 69 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS5518 Datasheet(HTML) 69 Page - Texas Instruments |
|
69 / 103 page ![]() Serial Control I2C Register Summary 60 SLES115 — August 2004 TAS5518 I2C SUBADDRESS DEFAULT STATE DESCRIPTION OF CONTENTS REGISTER FIELDS TOTAL BYTES 0x17−0x1A RESERVED 0x1B–0x22 1/Reg. Inter-channel delay registers Set inter-channel delay Channel 1 delay = −23 DCLK periods Channel 2 delay = 0 DCLK periods Channel 3 delay = −16 DCLK periods Channel 4 delay = +16 DCLK periods Channel 5 delay = −24 DCLK periods Channel 6 delay = 8 DCLK periods Channel 7 delay = −8 DCLK periods Channel 8 delay = 24 DCLK periods 0x23 1 Inter-channel offset Absolute delay offset for channel 1 (0 – 255) Minimum absolute default = 0 DCLK periods 0x24−0x3F RESERVED 0x40 4 Bank switching command register Set up DAP coefficients bank switching for banks 1, 2, and 3 Manual selection – Bank 1 0x41–0x48 32/Reg See the Input Mixer Registers (0x41 – 0x48, Channels 1 – 8) section 8X8 input crossbar mixer setup SDIN1−Left to input mixer 1 SDIN1−Right to input mixer 2 SDIN2−Left to input mixer 3 SDIN2−Right to input mixer 4 SDIN3−Left to input mixer 5 SDIN3−Right to input mixer 6 SDIN4−Left to input mixer 7 SDIN4−Right to input mixer 8 0x49 4 ipmix_1_to_ch8 Input mixer 1 to Ch 8 mixer coefficient 0.0 0x4A 4 ipmix_2_to_ch8 Input mixer 1 to Ch 8 mixer coefficient 0.0 0x4B 4 ipmix_7_to_ch2 Input mixer 7 to Ch 2 mixer coefficient 0.0 0x4C 4 Ch7_bp_bq2 Bypass Ch 7 biquad 2 coefficient 0.0 0x4D 4 Ch7_bq2 Ch 7 biquad 2 coefficient 1.0 0x4E 4 ipmix_8_to_ch12 Ch 8 biquad 2 output to Ch1 mixer and Ch2 mixer coefficient 0.0 0x4F 4 Ch8_bp_bq2 Bypass Ch 8 biquad 2 coefficient 0 0.0 0x50 4 Ch8_bq2 Ch 8 biquad 2 coefficient 1.0 0x51–0x88 20/Reg. See the next section Channels 1, 2, 3, 4, 5, 6, 7, and 8 biquad filter coefficients All biquads = All pass for all channels 0x89–0x90 8 Bass and Treble Bypass Ch 1 − 8 Bypass bass and treble for channels 1−8 Bass and treble bypassed for all channels 0x91 4 Loudness Log2 LG Loudness Log2 LG 0.5 0x92 8 Loudness Log2 LO Loudness Log2 LO 0.0 0x93 4 Loudness G Loudness G 0.0 0x94 8 Loudness O Loudness O 0.0 Loudness biquad coefficient b0 0x00, 0x00, 0xD5, 0x13 Loudness biquad coefficient b1 0x00, 0x00, 0x00, 0x00 0x95 20 Loudness biquad Loudness biquad coefficient b2 0x0F, 0xFF, 0x2A, 0xED 0x95 20 Loudness biquad Loudness biquad coefficient a0 0x00, 0xFE, 0x50, 0x45 Loudness biquad coefficient a1 0x0F, 0x81, 0xAA, 0x27 0x96 4 DRC1 control channels 1, 2, 3, 4, 5, 6, and 7 DRC1 control channels 1, 2, 3, 4, 5, 6, and 7 DRC1 disabled in channels 1, 2, 3, 4, 5, 6, and 7 0x97 4 DRC2 Ch 8 Control DRC1 control channel 8 DRC2 disabled (channel 8) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |