 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LM5145 Datasheet(PDF) 8 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LM5145 Datasheet(HTML) 8 Page - Texas Instruments |
|
|
8 / 60 page  7.5 Electrical Characteristics (continued) Typical values correspond to TJ = 25°C. Minimum and maximum limits apply over the –40°C to 150°C junction temperature range unless otherwise stated. VVIN = 48 V, VEN/UVLO = 1.5 V, RRT = 25 kΩ unless otherwise stated PARAMETER TEST CONDITIONS MIN TYP MAX UNIT IFB-BIAS FB input bias current VFB = 0.8 V, -40℃ to +125℃ –100 100 nA IFB-BIAS FB input bias current VFB =0.8 V, TJ = +150℃ –200 200 nA VCOMP-OH COMP output high voltage VFB = 0 V, COMP sourcing 1 mA 5 V VCOMP-OL COMP output low voltage COMP sinking 1 mA 0.3 V AVOL DC gain 94 dB GBW Unity gain bandwidth 6.5 MHz SOFT-STARTand VOLTAGE TRACKING ISS SS/TRK capacitor charging current VSS/TRK = 0 V 8.5 10 12 µA RSS SS/TRK discharge FET resistance VEN/UVLO = 1 V, VSS/TRK = 0.1 V 11 Ω VSS-FB SS/TRK to FB offset VSS/TRK – VFB, VFB = 0.8 V –15 0 15 mV VSS-CLAMP SS/TRK clamp voltage VFB = 0.8 V 0.115 V POWER GOOD INDICATOR PGUTH FB upper threshold for PGOOD high to low % of VREF, VFB rising 108 % PGLTH FB lower threshold for PGOOD high to low % of VREF, VFB falling 92 % PGHYS_U PGOOD upper theshold hysteresis % of VREF 3 % PGHYS_L PGOOD lower threshold hysteresis % of VREF 2 % TPG-RISE PGOOD rising filter FB to PGOOD rising edge 25 us TPG-FALL PGOOD falling filter FB to PGOOD falling edge 25 us VPG-OL PGOOD low state output voltage VFB = 0.9 V, IPGOOD = 2 mA 150 mV IPG-OH PGOOD high state leakage current VFB = 0.8 V, VPGOOD = 13 V, -40℃ to +150 ℃ 400 nA IPG-OH PGOOD high state leakage current VFB = 0.8 V, VPGOOD = 13 V 400 nA OSCILLATOR FSW1 Oscilator frequency – 1 RRT = 100 kΩ 100 kHz FSW2 Oscillator frequency – 2 RRT = 25 kΩ 400 kHz FSW3 Oscillator frequency – 3 RRT = 12.5 kΩ 780 kHz SYNCHRONIZATION INPUT AND OUTPUT FSYNC SYNCIN external clock frequency range % of nominal frequency set by RRT –20 50 % VSYNC-IH SYNCIN input logic high 2 V VSYNC-IL SYNCIN input logic low 0.8 V RSYNC-IN SYNCIN input resistance VSYNCIN = 3 V 20 kΩ TSYNCI-PW SYNCIN input minimum pulsewidth Minimum high state or low state duration 50 ns VSYNCO-OH SYNCOUT high-state output voltage ISYNCOUT = –1 mA (sourcing current) 3 V VSYNCO-OL SYNCOUT low-state output voltage ISYNCOUT = 1 mA (sinking current) 0.4 V TSYNCOUT Delay from HO rising to SYNCOUT leading edge VSYNCIN = 0 V, TS = 1/FSW, FSW set by RRT TS/2 – 140 ns TSYNCIN Delay from SYNCIN rising to HO leading edge 50% to 50% 150 ns GATE DRIVERS RHO-UP HO high state resistance, HO to BST VBST – VSW = 7 V, IHO = –100 mA 1.5 Ω RHO-DOWN HO low state resistance, HO to SW VBST – VSW = 7 V, IHO = 100 mA 0.9 Ω LV5144 SNVSCJ1 – AUGUST 2023 www.ti.com 8 Submit Document Feedback Copyright © 2023 Texas Instruments Incorporated Product Folder Links: LV5144 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
