Electronic Components Datasheet Search
  English  ▼

X  

WM8593 Datasheet(PDF) 23 Page - Wolfson Microelectronics plc

Part # WM8593
Description  24-bit 192kHz 2Vrms Multi-Channel CODEC
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8593 Datasheet(HTML) 23 Page - Wolfson Microelectronics plc

Back Button WM8593 Datasheet HTML 19Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 20Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 21Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 22Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 23Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 24Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 25Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 26Page - Wolfson Microelectronics plc WM8593 Datasheet HTML 27Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 98 page
background image
Product Preview
WM8593
w
PP Rev 1.0 January 2007
23
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
DIV[2:0]
000 = MCLK / 4
001 = MCLK / 8
010 = 32fs
011 = 64fs
100 = 128fs
All other values of ADC_BCLKDIV[2:0] are
reserved
R15
ADC_CTRL3
0Fh
0
ADC_
MSTR
0
ADC Master Mode Select
0 = Slave mode, ADCBCLK and ADCLRCLK
are inputs to WM8593
1 = Master mode, ADCBCLK and
ADCLRCLK are outputs from WM8593
Table 11 ADC Master Mode Control
SLAVE MODE
In slave mode, the master clock to left/right clock ratio can be auto-detected or set manually by
register write.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R3
DAC1_CTRL2
03h
2:0
DAC1_
SR[2:0]
000
R8
DAC2_CTRL2
08h
2:0
DAC2_
SR[2:0]
000
DAC MCLK:LRCLK Ratio
000 = Auto detect
001 = 128fs
010 = 192fs
011 = 256fs
100 = 384fs
101 = 512fs
110 = 768fs
111 = 1152fs
R14
ADC_CTRL2
0Eh
2:0
ADC_
SR[2:0]
000
ADC MCLK:LRCLK Ratio
000 = Auto detect
001 = reserved
010 = reserved
011 = 256fs
100 = 384fs
101 = 512fs
110 = 768fs
111 = Reserved
Table 12 Slave Mode MCLK to LRCLK Ratio Control
DIGITAL AUDIO DATA SAMPLING RATES
In a typical digital audio system there is one central clock source producing a reference clock to
which all audio data processing is synchronised. This clock is often referred to as the audio system’s
master clock. The WM8593 uses independent master clocks for ADC and DACs. The external
master clocks can be applied directly to the ADCMCLK, DACMCLK1 and DACMCLK2 input pins. In a
system where there are a number of possible sources for the reference clock, it is recommended that
the clock source with the lowest jitter be used for the master clock to optimise the performance of the
WM8593.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com