ATMEGA649 datasheet(171/375 Pages) ATMEL

171 / 375 page

171

ATmega329/3290/649/6490

2552H–AVR–11/06

Data Reception – The

USART Receiver

The USART Receiver is enabled by writing the Receive Enable (RXENn) bit in the UCS-

RnB Register to one. When the Receiver is enabled, the normal pin operation of the

RxD pin is overridden by the USART and given the function as the Receiver’s serial

input. The baud rate, mode of operation and frame format must be set up once before

any serial reception can be done. If synchronous operation is used, the clock on the

XCK pin will be used as transfer clock.

Receiving Frames with 5 to 8

Data Bits

The Receiver starts data reception when it detects a valid start bit. Each bit that follows

the start bit will be sampled at the baud rate or XCK clock, and shifted into the Receive

Shift Register until the first stop bit of a frame is received. A second stop bit will be

ignored by the Receiver. When the first stop bit is received, i.e., a complete serial frame

is present in the Receive Shift Register, the contents of the Shift Register will be moved

into the receive buffer. The receive buffer can then be read by reading the UDRn I/O

location.

The following code example shows a simple USART receive function based on polling

of the Receive Complete (RXCn) Flag. When using frames with less than eight bits the

most significant bits of the data read from the UDRn will be masked to zero. The USART

has to be initialized before the function can be used.

Note:

1. See “About Code Examples” on page 8.

The function simply waits for data to be present in the receive buffer by checking the

RXCn Flag, before reading the buffer and returning the value.

Receiving Frames with 9 Data

Bits

If 9-bit characters are used (UCSZ=7) the ninth bit must be read from the RXB8n bit in

UCSRnB before reading the low bits from the UDRn. This rule applies to the FEn,

DORn and UPEn Status Flags as well. Read status from UCSRnA, then data from

UDRn. Reading the UDRn I/O location will change the state of the receive buffer FIFO

and consequently the TXB8n, FEn, DORn and UPEn bits, which all are stored in the

FIFO, will change.

Assembly Code Example

(1)

USART_Receive:

; Wait for data to be received

sbis

UCSR0A, RXC0

rjmp

USART_Receive

; Get and return received data from buffer

r16, UDR0

ret

C Code Example

(1)

unsigned char

USART_Receive( void )

{

/* Wait for data to be received */

while

( !(UCSR0A & (1<<RXC0)) )

;

/* Get and return received data from buffer */

return

UDR0;

}

ATMEGA649 Datasheet(PDF) 171 Page - ATMEL Corporation

ATMEGA649 Datasheet(HTML) 171 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL