Electronic Components Datasheet Search
  English  ▼

X  

83C795 Datasheet(PDF) 51 Page - SMSC Corporation

Part # 83C795
Description  Ethernet System Controller
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

83C795 Datasheet(HTML) 51 Page - SMSC Corporation

Back Button 83C795 Datasheet HTML 47Page - SMSC Corporation 83C795 Datasheet HTML 48Page - SMSC Corporation 83C795 Datasheet HTML 49Page - SMSC Corporation 83C795 Datasheet HTML 50Page - SMSC Corporation 83C795 Datasheet HTML 51Page - SMSC Corporation 83C795 Datasheet HTML 52Page - SMSC Corporation 83C795 Datasheet HTML 53Page - SMSC Corporation 83C795 Datasheet HTML 54Page - SMSC Corporation 83C795 Datasheet HTML 55Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 136 page
background image
5.2.42 TLEVEL - Transmit FIFO Track Register
Normal Map R ead Port = 3:1E
Linked-List Map R ead Port = 3:1E
T his counter tracks the number of empty bytes in
the trans mit FIFO. An empty F IF O has 10h in this
counter. A full FIFO has 00h.
BIT
TLEVEL
RESET
7—
0
6—
0
5—
0
4
CT04
0
3
CT03
0
2
CT02
0
1
CT01
0
0
CT00
0
5.2.43 TSTARTH - Transmit Start Page High
Register
Normal Map R ead Port = 2:14
Normal Map Write Port = 0:14
T his regis ter is the higher 8 bits of a regis ter pair
that points to the as s embled packet to be
trans mitted. To retain compatibility with 83C690
drivers, the us er s houlds tart all frames on 256-byte
boundaries and not write to T S T ART L.
BIT
TSTARTH
RESET
7A15
0
6A14
0
5A13
0
4A12
0
3A11
0
2A10
0
1A09
0
0A08
0
5.2.44 TSTARTL - Transmit Start Page Low
Register
Normal Map R ead/Write Port = 3:15
Linked-List Map R ead/Write Port = 3:15
T his regis ter is thelower 8 bits of aregis ter pair that
points to the as sembled packet to be transmitted.
Toretain compatibility with 83C690 drivers, theus er
s hould s tart all frames on 256-byte boundaries and
only write to the T S T ART H register.
BIT
TSTARTL
RESET
7
A07
0
6
A06
0
5
A05
0
4
A04
0
3
A03
0
2
A02
0
1
A01
0
0
A00
0
5.2.45 TSTAT - Transmit Status Register
Normal Map R ead Port = 0:14
Linked-List Map R ead Port = 0:14
T he T rans mit S tatus R egis ter reports events that
occur on the media at the end of packet
tr ans mi s s ion. All bits are cleared prior to
trans miss ion of a packet and are s et as needed.
When ALT E GO = 1, the regis ter is cleared only at
the beginning of a transmit chain and is s et after
each packet has completed.
BIT
TSTAT
RESET
7OWC
0
6
CDH
0
5
UNDER
0
4
CRL
0
3
ABORT
0
2TWC
0
1
NDT
0
0
PTX
0
Bit 7: OWC, Out of Window Collision
T his bit is set if acollision is detectedmorethan one
s lot time after the start of trans miss ion. T ransmis -
s ion is aborted under thes e conditions .
83C795
ETHERNET SYSTEM CONTROLLER REGISTERS
38



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com