Electronic Components Datasheet Search
  English  ▼

X  

XRT86VL32IB Datasheet(PDF) 41 Page - Exar Corporation

Part # XRT86VL32IB
Description  DUAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

XRT86VL32IB Datasheet(HTML) 41 Page - Exar Corporation

Back Button XRT86VL32IB Datasheet HTML 37Page - Exar Corporation XRT86VL32IB Datasheet HTML 38Page - Exar Corporation XRT86VL32IB Datasheet HTML 39Page - Exar Corporation XRT86VL32IB Datasheet HTML 40Page - Exar Corporation XRT86VL32IB Datasheet HTML 41Page - Exar Corporation XRT86VL32IB Datasheet HTML 42Page - Exar Corporation XRT86VL32IB Datasheet HTML 43Page - Exar Corporation XRT86VL32IB Datasheet HTML 44Page - Exar Corporation XRT86VL32IB Datasheet HTML 45Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 155 page
background image
XRT86VL32
36
REV. V1.2.0
DUAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
TABLE 22: DMA 1 (READ) CONFIGURATION REGISTER (D1RCR)
HEX ADDRESS: 0Xn119
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION
7-6
Reserved
-
-
Reserved
7
DMA1 RST
R/W
0
DMA_1 Reset
This bit resets the Receive DMA (Read) Channel 1
0 = Normal operation.
1 = A zero to one transition resets the Receive DMA (Read) channel 1.
6
DMA1 ENB
R/W
0
DMA1_ENB
This bit enables the Receive DMA_1 (Read) interface. After a receive
DMA is enabled, DMA transfers are only requested when the receive
cell buffer contains a complete message or cell.
The DMA read channel is used by the T1 Framer to transfer data from
the HDLC buffers within the T1 Framer to external memory. The DMA
Read cycle starts by T1 Framer asserting the DMA Request (REQ1)
‘low’, then the external DMA controller should drive the DMA Acknowl-
edge (ACK1) ‘low’ to indicate that it is ready to receive the data. The
T1 Framer should place new data on the Microprocessor data bus
each time the Read Signal is Strobed low if the RD is configured as a
Read Strobe. If RD is configured as a direction signal, then the T1
Framer would place new data on the Microprocessor data bus each
time the Write Signal (WR) is Strobed low.
0 = Disables the DMA_1 (Read) interface
1 = Enables the DMA_1 (Read) interface
5
RD TYPE
R/W
0
READ Type Select
This bit selects the function of the RD signal.
0 = RD functions as a Read Strobe signal
1 = RD acts as a direction signal (indicates whether the current bus
cycle is a read or write operation), and WR works as a data strobe.
4 - 3 Reserved
-
-
Reserved
2
DMA1_CHAN(2)
R/W
0
Channel Select
These three bits select which T1 channel within the chip uses the
Receive DMA_1 (Read) interface.
000 = Channel 0
001 = Reserved
001 = Channel 2
011 = Reserved
1xx = Reserved
1
DMA1_CHAN(1)
R/W
0
0
DMA1_CHAN(0)
R/W
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com