| Electronic Components Datasheet Search |
|
AD8152 Datasheet(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD8152 Datasheet(HTML) 4 Page - Analog Devices |
|
4 / 25 page ![]() AD8152 Data Sheet Rev. B | Page 4 of 25 TIMING SPECIFICATIONS Table 2 to Table 11 list the timing specifications in detail. Table 2. Bit Descriptions of the Register Address and Register Data Buses A6 A5 (MSB) A4 A3 A2 A1 A0 (LSB) D5 (MSB) D4 D3 D2 D1 D0 (LSB) Connection/Current Bit Output address pins Data pins Table 3. A6 Bit Description A6 Setting Description 0 Connection latches 1 Output current level Table 4. Connection Data and Address Programming Examples Output Address Pins Data Pins (Used to Select Inputs) Comments1 A6 A5 (MSB) A4 A3 A2 A1 A0 (LSB) D5 (MSB) D4 D3 D2 D1 D0 (LSB) 0 0 0 0 0 0 0 0 0 0 0 0 0 Program IN00x to input OUT00x 0 0 0 0 0 0 0 1 0 0 0 0 1 Program IN33x to input OUT00x 0 1 0 0 0 0 1 0 1 1 1 1 1 Program IN31x to OUT33x 0 1 1 1 1 1 1 0 0 0 0 0 0 Broadcast IN00x to all outputs 0 0 0 0 0 0 0 1 1 1 1 1 1 Disable OUT00x 0 1 0 0 0 0 1 1 1 1 1 1 1 Disable OUT33x 0 1 1 1 1 1 1 1 1 1 1 1 1 Disable all outputs (broadcast) 1 Where x is either P or N, the positive or negative differential signals for the input and output ports. Table 5. Output Current Level Data and Address Programming Examples1 Output Address Pins Data Pins (Used to Select Inputs) Comments A6 A5 (MSB) A4 A3 A2 A1 A0 (LSB) D5 (MSB) D4 D3 D2 D1 D0 (LSB) 1 0 0 0 0 0 0 N/A N/A 0 0 0 0 Program OUT00x to current— Decimal Code 00 (2 mA) 1 0 0 0 0 0 0 N/A N/A 1 1 1 1 Program OUT00x to current— Decimal Code 15 (32 mA) 1 1 0 0 0 0 1 N/A N/A 0 1 1 1 Program OUT33x to current— Decimal Code 07 (16 mA) 1 1 1 1 1 1 1 N/A N/A 1 0 0 0 Broadcast current—Decimal Code 08 to all outputs (18 mA) 1 N/A means don’t care. Table 6. Basic Control Strobe Function1 RESET RS WE RE UPD Function 0 N/A N/A N/A N/A Global reset. Disables all outputs and resets all output current to Decimal Code 0111 (16 mA). 1 1 N/A N/A N/A Disable all control signals. Signal matrix/currents remain the same. D5 to D0 are high impedance. 1 0 0 1 N/A Write enable. Write D5 to D0 data into the first rank register addressed by A6 to A0. 1 0 N/A 0 N/A Single-output readback. Second rank register data for output A6 to A0 appears on D5 to D0. 1 0 N/A N/A 0 Global update. Copy all first rank data into second rank registers. 1 0 0 1 0 Transparent write and update. D5 to D0 immediately control programming. Use RE as the gating signal. 1 N/A means don’t care. |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |